// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "11/13/2020 17:48:55"

// 
// Device: Altera EP2AGX45DF25I3 Package FBGA572
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp4 (
	clk,
	rst,
	inst_resp,
	inst_rdata,
	inst_read,
	inst_addr,
	data_resp,
	data_rdata,
	data_read,
	data_write,
	data_mbe,
	data_addr,
	data_wdata);
input 	clk;
input 	rst;
input 	inst_resp;
input 	[31:0] inst_rdata;
output 	inst_read;
output 	[31:0] inst_addr;
input 	data_resp;
input 	[31:0] data_rdata;
output 	data_read;
output 	data_write;
output 	[3:0] data_mbe;
output 	[31:0] data_addr;
output 	[31:0] data_wdata;

// Design Ports Information
// inst_read	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[1]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[2]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[5]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[9]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[10]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[11]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[13]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[14]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[15]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[16]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[17]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[18]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[19]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[20]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[21]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[22]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[23]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[24]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[25]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[26]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[27]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[28]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[29]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[30]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_addr[31]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_read	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_write	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_mbe[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_mbe[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_mbe[2]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_mbe[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[3]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[4]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[6]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[7]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[8]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[9]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[10]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[11]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[12]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[13]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[14]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[16]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[17]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[18]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[19]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[20]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[21]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[22]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[23]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[24]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[25]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[26]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[27]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[28]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[29]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[30]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_addr[31]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[0]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[1]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[2]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[3]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[4]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[6]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[7]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[8]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[9]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[10]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[11]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[12]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[13]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[14]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[15]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[16]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[17]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[18]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[19]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[20]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[21]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[22]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[23]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[24]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[25]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[26]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[28]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[29]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[30]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_wdata[31]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_resp	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[14]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[6]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[3]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[1]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[12]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[30]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[23]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[22]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[20]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[21]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[24]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[7]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[18]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[17]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[16]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[19]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[11]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[9]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[8]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[10]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[31]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[29]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[28]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[27]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[26]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_rdata[25]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[0]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_resp	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[16]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[8]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[24]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[20]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[12]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[28]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[4]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[18]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[10]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[26]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[2]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[7]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[23]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[15]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[31]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[30]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[17]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[9]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[25]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[29]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[27]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[19]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[11]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[21]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[22]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[13]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[5]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[14]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rdata[6]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp4_3_900mv_100c_v_slow.sdo");
// synopsys translate_on

wire \inst_read~output_o ;
wire \inst_addr[0]~output_o ;
wire \inst_addr[1]~output_o ;
wire \inst_addr[2]~output_o ;
wire \inst_addr[3]~output_o ;
wire \inst_addr[4]~output_o ;
wire \inst_addr[5]~output_o ;
wire \inst_addr[6]~output_o ;
wire \inst_addr[7]~output_o ;
wire \inst_addr[8]~output_o ;
wire \inst_addr[9]~output_o ;
wire \inst_addr[10]~output_o ;
wire \inst_addr[11]~output_o ;
wire \inst_addr[12]~output_o ;
wire \inst_addr[13]~output_o ;
wire \inst_addr[14]~output_o ;
wire \inst_addr[15]~output_o ;
wire \inst_addr[16]~output_o ;
wire \inst_addr[17]~output_o ;
wire \inst_addr[18]~output_o ;
wire \inst_addr[19]~output_o ;
wire \inst_addr[20]~output_o ;
wire \inst_addr[21]~output_o ;
wire \inst_addr[22]~output_o ;
wire \inst_addr[23]~output_o ;
wire \inst_addr[24]~output_o ;
wire \inst_addr[25]~output_o ;
wire \inst_addr[26]~output_o ;
wire \inst_addr[27]~output_o ;
wire \inst_addr[28]~output_o ;
wire \inst_addr[29]~output_o ;
wire \inst_addr[30]~output_o ;
wire \inst_addr[31]~output_o ;
wire \data_read~output_o ;
wire \data_write~output_o ;
wire \data_mbe[0]~output_o ;
wire \data_mbe[1]~output_o ;
wire \data_mbe[2]~output_o ;
wire \data_mbe[3]~output_o ;
wire \data_addr[0]~output_o ;
wire \data_addr[1]~output_o ;
wire \data_addr[2]~output_o ;
wire \data_addr[3]~output_o ;
wire \data_addr[4]~output_o ;
wire \data_addr[5]~output_o ;
wire \data_addr[6]~output_o ;
wire \data_addr[7]~output_o ;
wire \data_addr[8]~output_o ;
wire \data_addr[9]~output_o ;
wire \data_addr[10]~output_o ;
wire \data_addr[11]~output_o ;
wire \data_addr[12]~output_o ;
wire \data_addr[13]~output_o ;
wire \data_addr[14]~output_o ;
wire \data_addr[15]~output_o ;
wire \data_addr[16]~output_o ;
wire \data_addr[17]~output_o ;
wire \data_addr[18]~output_o ;
wire \data_addr[19]~output_o ;
wire \data_addr[20]~output_o ;
wire \data_addr[21]~output_o ;
wire \data_addr[22]~output_o ;
wire \data_addr[23]~output_o ;
wire \data_addr[24]~output_o ;
wire \data_addr[25]~output_o ;
wire \data_addr[26]~output_o ;
wire \data_addr[27]~output_o ;
wire \data_addr[28]~output_o ;
wire \data_addr[29]~output_o ;
wire \data_addr[30]~output_o ;
wire \data_addr[31]~output_o ;
wire \data_wdata[0]~output_o ;
wire \data_wdata[1]~output_o ;
wire \data_wdata[2]~output_o ;
wire \data_wdata[3]~output_o ;
wire \data_wdata[4]~output_o ;
wire \data_wdata[5]~output_o ;
wire \data_wdata[6]~output_o ;
wire \data_wdata[7]~output_o ;
wire \data_wdata[8]~output_o ;
wire \data_wdata[9]~output_o ;
wire \data_wdata[10]~output_o ;
wire \data_wdata[11]~output_o ;
wire \data_wdata[12]~output_o ;
wire \data_wdata[13]~output_o ;
wire \data_wdata[14]~output_o ;
wire \data_wdata[15]~output_o ;
wire \data_wdata[16]~output_o ;
wire \data_wdata[17]~output_o ;
wire \data_wdata[18]~output_o ;
wire \data_wdata[19]~output_o ;
wire \data_wdata[20]~output_o ;
wire \data_wdata[21]~output_o ;
wire \data_wdata[22]~output_o ;
wire \data_wdata[23]~output_o ;
wire \data_wdata[24]~output_o ;
wire \data_wdata[25]~output_o ;
wire \data_wdata[26]~output_o ;
wire \data_wdata[27]~output_o ;
wire \data_wdata[28]~output_o ;
wire \data_wdata[29]~output_o ;
wire \data_wdata[30]~output_o ;
wire \data_wdata[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst_rdata[2]~input_o ;
wire \inst_resp~input_o ;
wire \rst~input_o ;
wire \inst_rdata[6]~input_o ;
wire \inst_rdata[5]~input_o ;
wire \inst_rdata[1]~input_o ;
wire \inst_rdata[4]~input_o ;
wire \inst_rdata[0]~input_o ;
wire \cpu_datapath|sreg_EX_MEM|Equal3~0_combout ;
wire \inst_rdata[12]~input_o ;
wire \inst_rdata[13]~input_o ;
wire \cpu_datapath|stage_IF|load_pc~0_combout ;
wire \inst_rdata[14]~input_o ;
wire \inst_rdata[3]~input_o ;
wire \cpu_datapath|stage_ID|control_rom|Equal0~0_combout ;
wire \cpu_datapath|stage_ID|control_rom|Equal0~1_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl~5_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl~6_combout ;
wire \inst_rdata[24]~input_o ;
wire \inst_rdata[22]~input_o ;
wire \inst_rdata[23]~input_o ;
wire \cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ;
wire \inst_rdata[20]~input_o ;
wire \cpu_datapath|stage_ID|control_rom|Equal0~2_combout ;
wire \cpu_datapath|stage_ID|control_rom|Equal8~0_combout ;
wire \cpu_datapath|stage_ID|control_rom|Equal7~0_combout ;
wire \cpu_datapath|stage_ID|control_rom|Equal7~1_combout ;
wire \cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ;
wire \cpu_datapath|stage_ID|control_rom|Equal1~0_combout ;
wire \cpu_datapath|stage_WB|Selector13~0_combout ;
wire \cpu_datapath|stage_WB|Selector30~2_combout ;
wire \data_rdata[23]~input_o ;
wire \data_resp~input_o ;
wire \cpu_datapath|sreg_MEM_WB|data[10]~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector0~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector0~1_combout ;
wire \cpu_datapath|stage_ID|control_rom|Equal6~0_combout ;
wire \inst_rdata[30]~input_o ;
wire \cpu_datapath|stage_ID|control_rom|ctrl~0_combout ;
wire \cpu_datapath|stage_ID|control_rom|WideOr2~0_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl~0_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl~1_combout ;
wire \cpu_datapath|stage_ID|control_rom|Selector0~0_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl~7_combout ;
wire \inst_rdata[10]~input_o ;
wire \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0_combout ;
wire \cpu_datapath|stage_WB|Selector30~3_combout ;
wire \data_rdata[3]~input_o ;
wire \cpu_datapath|sreg_ID_EX|ctrl~2_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl~3_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl~4_combout ;
wire \inst_rdata[9]~input_o ;
wire \inst_rdata[11]~input_o ;
wire \cpu_datapath|stage_ID|control_rom|WideOr3~combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ;
wire \cpu_datapath|stage_IF|Add0~58 ;
wire \cpu_datapath|stage_IF|Add0~61_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ;
wire \cpu_datapath|stage_EX|Equal0~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Equal0~0_combout ;
wire \data_rdata[17]~input_o ;
wire \inst_rdata[17]~input_o ;
wire \cpu_datapath|sreg_IF_ID|rdata[17]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[17]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[16]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[14]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[13]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[10]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[9]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[6]~feeder_combout ;
wire \inst_rdata[18]~input_o ;
wire \inst_rdata[19]~input_o ;
wire \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ;
wire \inst_rdata[15]~input_o ;
wire \data_rdata[6]~input_o ;
wire \cpu_datapath|sreg_MEM_WB|data[6]~feeder_combout ;
wire \data_rdata[14]~input_o ;
wire \cpu_datapath|stage_WB|Selector30~0_combout ;
wire \cpu_datapath|sreg_MEM_WB|br_en~q ;
wire \data_rdata[0]~input_o ;
wire \data_rdata[16]~input_o ;
wire \cpu_datapath|stage_EX|alumux1_out[0]~0_combout ;
wire \inst_rdata[7]~input_o ;
wire \cpu_datapath|stage_ID|regfile|data[12][0]~feeder_combout ;
wire \cpu_datapath|stage_ID|control_rom|WideOr1~combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl.load_regfile~q ;
wire \cpu_datapath|sreg_EX_MEM|ctrl.load_regfile~q ;
wire \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder_combout ;
wire \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~7_combout ;
wire \inst_rdata[8]~input_o ;
wire \cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][0]~q ;
wire \inst_rdata[21]~input_o ;
wire \cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~10_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ;
wire \cpu_datapath|stage_ID|regfile|data[10][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~9_combout ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~5_combout ;
wire \cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ;
wire \cpu_datapath|stage_ID|regfile|data[6][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][0]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ;
wire \cpu_datapath|stage_ID|regfile|data[5][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ;
wire \cpu_datapath|stage_ID|regfile|data[7][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ;
wire \cpu_datapath|stage_ID|regfile|data[4][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~5_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~6_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~8_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][0]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][0]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~2_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][0]~q ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~3_combout ;
wire \cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ;
wire \cpu_datapath|stage_ID|regfile|data[21][0]~q ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~4_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~1_combout ;
wire \cpu_datapath|stage_ID|regfile|Decoder0~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ;
wire \cpu_datapath|stage_ID|regfile|data[22][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~2_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ;
wire \cpu_datapath|stage_ID|regfile|data[23][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~3_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][0]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][0]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ;
wire \cpu_datapath|stage_ID|regfile|data[20][0]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~0_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~4_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~13_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2[4]~14_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ;
wire \cpu_datapath|stage_EX|Selector31~0_combout ;
wire \data_rdata[1]~input_o ;
wire \cpu_datapath|stage_EX|ALU|Selector30~2_combout ;
wire \data_rdata[25]~input_o ;
wire \cpu_datapath|stage_IF|Equal0~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector5~0_combout ;
wire \cpu_datapath|stage_IF|Equal0~1_combout ;
wire \cpu_datapath|stage_IF|PC|data~1_combout ;
wire \data_rdata[9]~input_o ;
wire \cpu_datapath|stage_WB|Selector30~5_combout ;
wire \cpu_datapath|stage_WB|Selector30~6_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][1]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[4][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~41_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~42_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~44_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~43_combout ;
wire \cpu_datapath|stage_ID|regfile|data[20][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~36_combout ;
wire \cpu_datapath|stage_ID|regfile|data[23][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~39_combout ;
wire \cpu_datapath|stage_ID|regfile|data[21][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~37_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][1]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][1]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~38_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~40_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~45_combout ;
wire \cpu_datapath|stage_EX|Selector30~0_combout ;
wire \cpu_datapath|stage_IF|Add0~74 ;
wire \cpu_datapath|stage_IF|Add0~77_sumout ;
wire \data_rdata[21]~input_o ;
wire \cpu_datapath|sreg_MEM_WB|data[21]~feeder_combout ;
wire \data_rdata[31]~input_o ;
wire \data_rdata[15]~input_o ;
wire \cpu_datapath|stage_WB|regfilemux_o~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~62 ;
wire \cpu_datapath|stage_WB|Add0~66 ;
wire \cpu_datapath|stage_WB|Add0~70 ;
wire \cpu_datapath|stage_WB|Add0~74 ;
wire \cpu_datapath|stage_WB|Add0~77_sumout ;
wire \cpu_datapath|stage_WB|Selector10~0_combout ;
wire \cpu_datapath|stage_WB|Selector10~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][21]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~163_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][21]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][21]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~164_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][21]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~156_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][21]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~158_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][21]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][21]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~159_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][21]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~157_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~160_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][21]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][21]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~161_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~162_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~165_combout ;
wire \inst_rdata[16]~input_o ;
wire \cpu_datapath|sreg_ID_EX|rs1~114_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~113_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~111_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~112_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~107_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~106_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~109_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~108_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~110_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~115_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1[15]~14_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[21]~10_combout ;
wire \inst_rdata[31]~input_o ;
wire \cpu_datapath|stage_EX|Selector10~0_combout ;
wire \data_rdata[20]~input_o ;
wire \cpu_datapath|stage_IF|Add0~82 ;
wire \cpu_datapath|stage_IF|Add0~85_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ;
wire \inst_rdata[25]~input_o ;
wire \cpu_datapath|stage_EX|Selector6~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~119_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~117_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~118_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][25]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~116_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~120_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~124_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~123_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][25]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][25]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~121_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~122_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~125_combout ;
wire \cpu_datapath|stage_EX|Selector6~1_combout ;
wire \cpu_datapath|stage_EX|ALU|f~2_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ;
wire \data_rdata[28]~input_o ;
wire \inst_rdata[28]~input_o ;
wire \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~143_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~144_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~141_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~142_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][28]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~137_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][28]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~138_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~136_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][28]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~139_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~140_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~145_combout ;
wire \cpu_datapath|stage_EX|Equal0~0_combout ;
wire \cpu_datapath|stage_EX|Selector3~0_combout ;
wire \data_rdata[27]~input_o ;
wire \inst_rdata[27]~input_o ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ;
wire \data_rdata[30]~input_o ;
wire \data_rdata[19]~input_o ;
wire \cpu_datapath|stage_ID|regfile|data[11][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~183_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~184_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~181_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~182_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~178_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][19]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~177_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~176_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][19]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][19]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~179_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~180_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~185_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~40_combout ;
wire \cpu_datapath|stage_EX|Selector12~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~132_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~181_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~182_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~184_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~183_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~179_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~177_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~176_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~178_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~180_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~185_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[1]~17_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~193_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~186_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~188_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~187_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][2]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][2]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~189_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~190_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~191_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~192_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][2]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~194_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~195_combout ;
wire \cpu_datapath|stage_IF|Add0~1_sumout ;
wire \cpu_datapath|stage_IF|PC|data[24]~2_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[2]~18_combout ;
wire \cpu_datapath|stage_IF|Add0~2 ;
wire \cpu_datapath|stage_IF|Add0~5_sumout ;
wire \cpu_datapath|stage_WB|Selector22~0_combout ;
wire \cpu_datapath|stage_WB|Selector22~1_combout ;
wire \cpu_datapath|stage_WB|Selector22~2_combout ;
wire \cpu_datapath|stage_WB|Add0~29_sumout ;
wire \data_rdata[12]~input_o ;
wire \cpu_datapath|stage_WB|Selector19~1_combout ;
wire \data_rdata[26]~input_o ;
wire \inst_rdata[26]~input_o ;
wire \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][26]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~126_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~128_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][26]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][26]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~127_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~129_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~130_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][26]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~131_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~132_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~133_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][26]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~134_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~135_combout ;
wire \cpu_datapath|stage_EX|Selector5~0_combout ;
wire \cpu_datapath|stage_EX|Selector5~1_combout ;
wire \cpu_datapath|stage_EX|ALU|f~3_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[26]~89_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[26]~90_combout ;
wire \data_rdata[29]~input_o ;
wire \cpu_datapath|sreg_MEM_WB|data[29]~feeder_combout ;
wire \inst_rdata[29]~input_o ;
wire \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout ;
wire \cpu_datapath|sreg_MEM_WB|alu[5]~feeder_combout ;
wire \data_rdata[5]~input_o ;
wire \data_rdata[13]~input_o ;
wire \cpu_datapath|stage_IF|Add0~6 ;
wire \cpu_datapath|stage_IF|Add0~9_sumout ;
wire \cpu_datapath|sreg_EX_MEM|pc[3]~feeder_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[2]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~2 ;
wire \cpu_datapath|stage_WB|Add0~6 ;
wire \cpu_datapath|stage_WB|Add0~10 ;
wire \cpu_datapath|stage_WB|Add0~13_sumout ;
wire \cpu_datapath|stage_WB|Selector26~0_combout ;
wire \cpu_datapath|stage_WB|Selector26~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~221_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~222_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~223_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~216_combout ;
wire \cpu_datapath|stage_ID|regfile|data[23][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~219_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~218_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~217_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~220_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][5]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][5]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~224_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~225_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[5]~21_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~214_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~211_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~212_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~213_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~207_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~206_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~209_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][4]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][4]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~208_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~210_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~215_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[4]~20_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~293_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~294_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~291_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~292_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~288_combout ;
wire \cpu_datapath|stage_ID|regfile|data[23][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~289_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~286_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][8]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~287_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~290_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~295_combout ;
wire \cpu_datapath|stage_EX|Selector23~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~304_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~303_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~296_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~299_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~298_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][7]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~297_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~300_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][7]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][7]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[5][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~301_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~302_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~305_combout ;
wire \cpu_datapath|stage_EX|Selector24~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~314_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][6]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~313_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~308_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~306_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~309_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~307_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~310_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~311_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][6]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~312_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~315_combout ;
wire \cpu_datapath|stage_EX|Selector25~0_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~323_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~324_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~321_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~322_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~316_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~317_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~319_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~318_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~320_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~325_combout ;
wire \cpu_datapath|stage_EX|Selector26~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][3]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[5][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][3]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[4][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~201_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~202_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~203_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~197_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][3]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~198_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~199_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][3]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~196_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~200_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][3]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~204_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~205_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~2_cout ;
wire \cpu_datapath|stage_EX|ALU|Add0~6 ;
wire \cpu_datapath|stage_EX|ALU|Add0~10 ;
wire \cpu_datapath|stage_EX|ALU|Add0~14 ;
wire \cpu_datapath|stage_EX|ALU|Add0~18 ;
wire \cpu_datapath|stage_EX|ALU|Add0~22 ;
wire \cpu_datapath|stage_EX|ALU|Add0~26 ;
wire \cpu_datapath|stage_EX|ALU|Add0~30 ;
wire \cpu_datapath|stage_EX|ALU|Add0~34 ;
wire \cpu_datapath|stage_EX|ALU|Add0~37_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~29_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][11]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~263_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~261_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~262_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][11]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~264_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~256_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~258_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~259_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][11]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~257_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~260_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~265_combout ;
wire \cpu_datapath|stage_EX|Selector20~0_combout ;
wire \cpu_datapath|stage_WB|Add0~45_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~244_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~243_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~241_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~242_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~237_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~236_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][13]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~238_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][13]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][13]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][13]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~239_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~240_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~245_combout ;
wire \cpu_datapath|stage_EX|Selector18~0_combout ;
wire \cpu_datapath|stage_EX|Selector18~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~53_combout ;
wire \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~233_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][14]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~234_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~229_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][14]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~228_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][14]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~226_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~227_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~230_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][14]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~231_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~232_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~235_combout ;
wire \cpu_datapath|stage_EX|Selector17~0_combout ;
wire \cpu_datapath|stage_EX|Selector17~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~57_combout ;
wire \data_rdata[24]~input_o ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~111_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~112_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~113_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~108_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~109_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~106_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~107_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~110_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][24]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][24]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~114_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~115_combout ;
wire \cpu_datapath|stage_EX|Selector7~0_combout ;
wire \cpu_datapath|stage_EX|Selector7~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~82_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~19_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~154_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~148_combout ;
wire \cpu_datapath|stage_ID|regfile|data[21][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~147_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~149_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][17]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~146_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~150_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~153_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][17]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~151_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~152_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~155_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[17]~14_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~224_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][15]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][15]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~223_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][15]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][15]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~218_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~217_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][15]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~216_combout ;
wire \cpu_datapath|stage_ID|regfile|data[23][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][15]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~219_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~220_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][15]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~221_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~222_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~225_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout ;
wire \data_rdata[18]~input_o ;
wire \cpu_datapath|stage_ID|regfile|data[9][18]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~193_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~191_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~192_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~194_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~187_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~186_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~189_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][18]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~188_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~190_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~195_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout ;
wire \cpu_datapath|stage_EX|Selector13~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~136_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~64_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~65_combout ;
wire \cpu_datapath|stage_EX|Selector14~0_combout ;
wire \cpu_datapath|stage_EX|Selector15~0_combout ;
wire \cpu_datapath|stage_EX|Selector16~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~253_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~254_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~251_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~252_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~247_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~249_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][12]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~248_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][12]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~246_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~250_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~255_combout ;
wire \cpu_datapath|stage_EX|Selector19~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~274_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~273_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~267_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][10]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~269_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~266_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~268_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~270_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][10]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~271_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~272_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~275_combout ;
wire \cpu_datapath|stage_EX|Selector21~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~283_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~284_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~281_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~282_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][9]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~277_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~278_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~276_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][9]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][9]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~279_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~280_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~285_combout ;
wire \cpu_datapath|stage_EX|Selector22~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~38 ;
wire \cpu_datapath|stage_EX|ALU|Add0~42 ;
wire \cpu_datapath|stage_EX|ALU|Add0~46 ;
wire \cpu_datapath|stage_EX|ALU|Add0~50 ;
wire \cpu_datapath|stage_EX|ALU|Add0~54 ;
wire \cpu_datapath|stage_EX|ALU|Add0~58 ;
wire \cpu_datapath|stage_EX|ALU|Add0~62 ;
wire \cpu_datapath|stage_EX|ALU|Add0~66 ;
wire \cpu_datapath|stage_EX|ALU|Add0~69_sumout ;
wire \cpu_datapath|stage_ID|regfile|data[20][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~126_combout ;
wire \cpu_datapath|stage_ID|regfile|data[22][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~128_combout ;
wire \cpu_datapath|stage_ID|regfile|data[21][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~127_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~129_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~130_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~133_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~134_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][23]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~131_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~132_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~135_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[23]~12_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector15~2_combout ;
wire \cpu_datapath|stage_EX|Selector15~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector15~0_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~35_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector15~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector15~3_combout ;
wire \cpu_datapath|stage_WB|Add0~57_sumout ;
wire \cpu_datapath|stage_WB|Selector15~0_combout ;
wire \cpu_datapath|stage_WB|Selector15~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][16]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~213_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][16]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][16]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~208_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][16]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~209_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][16]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][16]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~206_combout ;
wire \cpu_datapath|stage_ID|regfile|data[29][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][16]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][16]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~207_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~210_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][16]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~214_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][16]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][16]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~211_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~212_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~215_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~70 ;
wire \cpu_datapath|stage_EX|ALU|Add0~74 ;
wire \cpu_datapath|stage_EX|ALU|Add0~77_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~66_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ;
wire \cpu_datapath|stage_WB|Add0~65_sumout ;
wire \cpu_datapath|stage_WB|Selector13~1_combout ;
wire \cpu_datapath|stage_WB|Selector13~2_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][18]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~163_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~164_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~159_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~158_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~156_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~157_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~160_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~161_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~162_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~165_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[18]~15_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~39_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector16~3_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~65_sumout ;
wire \cpu_datapath|stage_EX|ALU|Selector16~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector16~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector16~2_combout ;
wire \cpu_datapath|stage_WB|Add0~53_sumout ;
wire \cpu_datapath|stage_WB|Selector16~0_combout ;
wire \cpu_datapath|stage_WB|Selector16~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][15]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~324_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~323_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~321_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~322_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~318_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~316_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~317_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~319_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~320_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~325_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[15]~31_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[10]~34_combout ;
wire \cpu_datapath|stage_EX|ALU|f~1_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~36_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[10]~35_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~43_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~44_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~45_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~45_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~46_combout ;
wire \cpu_datapath|stage_WB|Add0~33_sumout ;
wire \data_rdata[10]~input_o ;
wire \cpu_datapath|stage_WB|Selector21~0_combout ;
wire \cpu_datapath|stage_WB|Selector21~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][10]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][10]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~274_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~273_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~271_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~272_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~268_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~266_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~269_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~267_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~270_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~275_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[10]~26_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~83_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~84_combout ;
wire \cpu_datapath|stage_EX|Selector8~0_combout ;
wire \data_rdata[22]~input_o ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout ;
wire \cpu_datapath|stage_EX|Selector9~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~120_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~90 ;
wire \cpu_datapath|stage_EX|ALU|Add0~93_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~76_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~77_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~78_combout ;
wire \cpu_datapath|stage_WB|Add0~78 ;
wire \cpu_datapath|stage_WB|Add0~81_sumout ;
wire \cpu_datapath|stage_WB|Selector9~0_combout ;
wire \cpu_datapath|stage_WB|Selector9~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~93_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~94_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~88_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~86_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~89_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~87_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~90_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][22]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][22]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~91_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][22]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~92_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~95_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~94 ;
wire \cpu_datapath|stage_EX|ALU|Add0~98 ;
wire \cpu_datapath|stage_EX|ALU|Add0~101_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~85_combout ;
wire \cpu_datapath|sreg_MEM_WB|pc[24]~feeder_combout ;
wire \cpu_datapath|sreg_MEM_WB|pc[23]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~82 ;
wire \cpu_datapath|stage_WB|Add0~86 ;
wire \cpu_datapath|stage_WB|Add0~89_sumout ;
wire \cpu_datapath|stage_WB|Selector7~0_combout ;
wire \cpu_datapath|stage_WB|Selector7~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][24]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][24]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~64_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~63_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~57_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~58_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~56_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~59_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~60_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~61_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~62_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~65_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[24]~5_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~56_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~61_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~55_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~58_combout ;
wire \cpu_datapath|stage_WB|Add0~49_sumout ;
wire \cpu_datapath|stage_WB|Selector17~0_combout ;
wire \cpu_datapath|stage_WB|Selector17~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][14]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~313_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~314_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~309_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~306_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~308_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~307_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~310_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~311_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~312_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~315_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[14]~30_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~52_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~57_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~51_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~54_combout ;
wire \cpu_datapath|stage_WB|Selector18~0_combout ;
wire \cpu_datapath|stage_WB|Selector18~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][13]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~304_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~299_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~297_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~296_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~298_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~300_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~303_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~301_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~302_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~305_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[13]~29_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~37_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~49_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector20~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector20~1_combout ;
wire \cpu_datapath|stage_WB|Add0~37_sumout ;
wire \data_rdata[11]~input_o ;
wire \cpu_datapath|stage_WB|Selector20~0_combout ;
wire \cpu_datapath|stage_WB|Selector20~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[10][11]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~283_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~284_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~281_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~282_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~279_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~278_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~276_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~277_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~280_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~285_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[11]~27_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~30_combout ;
wire \cpu_datapath|stage_EX|Selector23~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~31_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~32_combout ;
wire \cpu_datapath|stage_WB|Add0~25_sumout ;
wire \data_rdata[8]~input_o ;
wire \cpu_datapath|stage_WB|Selector23~0_combout ;
wire \cpu_datapath|stage_WB|Selector23~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][8]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~253_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~254_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~251_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~252_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~247_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~248_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~246_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~249_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~250_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~255_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[8]~24_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~93_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][27]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~94_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~91_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~92_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~88_combout ;
wire \cpu_datapath|stage_ID|regfile|data[20][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~86_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][27]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[25][27]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~87_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][27]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~89_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~90_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~95_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[27]~8_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~104_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~105_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~106_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~74_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~73_combout ;
wire \cpu_datapath|stage_ID|regfile|data[16][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][29]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~66_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~67_combout ;
wire \cpu_datapath|stage_ID|regfile|data[31][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~69_combout ;
wire \cpu_datapath|stage_ID|regfile|data[26][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[30][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~68_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~70_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][29]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~71_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~72_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~75_combout ;
wire \cpu_datapath|stage_EX|Selector2~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~118 ;
wire \cpu_datapath|stage_EX|ALU|Add0~121_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu[28]~100_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~107_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~108_combout ;
wire \cpu_datapath|stage_EX|ALU|f~5_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~109_combout ;
wire \cpu_datapath|stage_WB|Add0~90 ;
wire \cpu_datapath|stage_WB|Add0~94 ;
wire \cpu_datapath|stage_WB|Add0~98 ;
wire \cpu_datapath|stage_WB|Add0~102 ;
wire \cpu_datapath|stage_WB|Add0~106 ;
wire \cpu_datapath|stage_WB|Add0~109_sumout ;
wire \cpu_datapath|stage_WB|Selector2~0_combout ;
wire \cpu_datapath|stage_WB|Selector2~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][29]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~53_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~54_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~48_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~47_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~49_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~46_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~50_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~51_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~52_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~55_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[29]~4_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~95_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[26]~87_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~93_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~94_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~102 ;
wire \cpu_datapath|stage_EX|ALU|Add0~106 ;
wire \cpu_datapath|stage_EX|ALU|Add0~109_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~96_combout ;
wire \cpu_datapath|stage_WB|Add0~97_sumout ;
wire \cpu_datapath|stage_WB|Selector5~0_combout ;
wire \cpu_datapath|stage_WB|Selector5~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][26]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][26]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~84_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~78_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~77_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~79_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~76_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~80_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~83_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~81_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~82_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~85_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[26]~7_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~48_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~49_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~53_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~47_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~50_combout ;
wire \cpu_datapath|stage_WB|Add0~41_sumout ;
wire \cpu_datapath|stage_WB|Selector19~0_combout ;
wire \cpu_datapath|stage_WB|Selector19~2_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][12]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~294_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~291_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~292_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~293_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~287_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~286_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~288_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~289_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~290_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~295_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[12]~28_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~16_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~39_combout ;
wire \cpu_datapath|stage_EX|ALU|f~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~41_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~37_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~41_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~42_combout ;
wire \cpu_datapath|stage_WB|Selector22~3_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][9]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~263_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~264_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~261_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~262_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~256_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~259_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~258_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~257_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~260_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~265_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[9]~25_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~9_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~10_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~17_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~11_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~8_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~12_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[3]~19_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~67_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~68_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~78 ;
wire \cpu_datapath|stage_EX|ALU|Add0~81_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~69_combout ;
wire \cpu_datapath|stage_WB|Add0~69_sumout ;
wire \cpu_datapath|stage_WB|Selector12~0_combout ;
wire \cpu_datapath|stage_WB|Selector12~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][19]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~173_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~171_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~172_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~166_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~169_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~168_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~167_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~170_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~174_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~175_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[19]~16_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~110_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~111_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~112_combout ;
wire \cpu_datapath|stage_EX|Selector1~0_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~83_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~81_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~82_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~84_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~78_combout ;
wire \cpu_datapath|stage_ID|regfile|data[23][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~79_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][30]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][30]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~77_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][30]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~76_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~80_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~85_combout ;
wire \cpu_datapath|stage_EX|Selector1~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~113_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~115_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~122 ;
wire \cpu_datapath|stage_EX|ALU|Add0~125_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~114_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[30]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~110 ;
wire \cpu_datapath|stage_WB|Add0~113_sumout ;
wire \cpu_datapath|stage_WB|Selector1~0_combout ;
wire \cpu_datapath|stage_WB|Selector1~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][30]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~33_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~34_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~31_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~32_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~26_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~28_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~27_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~29_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~30_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~35_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[30]~2_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector4~2_combout ;
wire \cpu_datapath|stage_EX|Selector4~0_combout ;
wire \cpu_datapath|stage_EX|Selector4~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector4~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~110 ;
wire \cpu_datapath|stage_EX|ALU|Add0~113_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~47_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector4~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector4~3_combout ;
wire \cpu_datapath|stage_WB|Add0~101_sumout ;
wire \cpu_datapath|stage_WB|Selector4~0_combout ;
wire \cpu_datapath|stage_WB|Selector4~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[15][27]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~154_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~151_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~152_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~153_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~149_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~148_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~147_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~146_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~150_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~155_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~114 ;
wire \cpu_datapath|stage_EX|ALU|Add0~117_sumout ;
wire \cpu_datapath|stage_EX|ALU|f~4_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~97_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~98_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~99_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~101_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~102_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~103_combout ;
wire \cpu_datapath|stage_WB|Add0~105_sumout ;
wire \cpu_datapath|stage_WB|Selector3~0_combout ;
wire \cpu_datapath|stage_WB|Selector3~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][28]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~44_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~41_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~42_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~43_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~36_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~37_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~38_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~39_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~40_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~45_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[28]~3_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~91_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~86_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~88_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~105_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~92_combout ;
wire \cpu_datapath|stage_WB|Add0~93_sumout ;
wire \cpu_datapath|stage_WB|Selector6~0_combout ;
wire \cpu_datapath|stage_WB|Selector6~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][25]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~74_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~71_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~72_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~73_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~66_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~68_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~67_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~69_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~70_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~75_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[25]~6_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~79_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~80_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~116_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~97_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~81_combout ;
wire \cpu_datapath|stage_IF|Add0~86 ;
wire \cpu_datapath|stage_IF|Add0~89_sumout ;
wire \cpu_datapath|stage_IF|Add0~90 ;
wire \cpu_datapath|stage_IF|Add0~93_sumout ;
wire \cpu_datapath|stage_IF|Add0~94 ;
wire \cpu_datapath|stage_IF|Add0~97_sumout ;
wire \cpu_datapath|stage_IF|Add0~98 ;
wire \cpu_datapath|stage_IF|Add0~101_sumout ;
wire \cpu_datapath|stage_IF|Add0~102 ;
wire \cpu_datapath|stage_IF|Add0~105_sumout ;
wire \cpu_datapath|stage_IF|Add0~106 ;
wire \cpu_datapath|stage_IF|Add0~109_sumout ;
wire \cpu_datapath|stage_IF|Add0~110 ;
wire \cpu_datapath|stage_IF|Add0~113_sumout ;
wire \cpu_datapath|stage_IF|Add0~114 ;
wire \cpu_datapath|stage_IF|Add0~117_sumout ;
wire \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~114 ;
wire \cpu_datapath|stage_WB|Add0~117_sumout ;
wire \cpu_datapath|stage_WB|Selector0~0_combout ;
wire \cpu_datapath|stage_WB|Selector0~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[13][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[14][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][31]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][31]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~64_combout ;
wire \cpu_datapath|stage_ID|regfile|data[11][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[8][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][31]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~63_combout ;
wire \cpu_datapath|stage_ID|regfile|data[1][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[3][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][31]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[4][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][31]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~61_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~62_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][31]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][31]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~58_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][31]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][31]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[17][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][31]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~57_combout ;
wire \cpu_datapath|stage_ID|regfile|data[28][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[24][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][31]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~56_combout ;
wire \cpu_datapath|stage_ID|regfile|data[19][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[27][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][31]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][31]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~59_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~60_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~65_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~126 ;
wire \cpu_datapath|stage_EX|ALU|Add0~129_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE_combout ;
wire \cpu_datapath|stage_EX|Selector0~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector0~0_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~49_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector0~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector0~2_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~23_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~17_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~18_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~19_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~16_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~20_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~21_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~22_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~24_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~25_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[31]~1_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~70_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~71_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout ;
wire \cpu_datapath|stage_EX|Selector11~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~128_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~82 ;
wire \cpu_datapath|stage_EX|ALU|Add0~85_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~72_combout ;
wire \cpu_datapath|stage_WB|Add0~73_sumout ;
wire \cpu_datapath|stage_WB|Selector11~0_combout ;
wire \cpu_datapath|stage_WB|Selector11~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[9][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[10][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[11][20]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~173_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[13][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[15][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[12][20]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~174_combout ;
wire \cpu_datapath|stage_ID|regfile|data[3][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[1][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[2][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[5][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[4][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[6][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[7][20]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~171_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~172_combout ;
wire \cpu_datapath|stage_ID|regfile|data[30][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[26][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[18][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[22][20]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~168_combout ;
wire \cpu_datapath|stage_ID|regfile|data[25][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[17][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[29][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[21][20]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~167_combout ;
wire \cpu_datapath|stage_ID|regfile|data[27][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[31][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[19][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[23][20]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~169_combout ;
wire \cpu_datapath|stage_ID|regfile|data[24][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[28][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[16][20]~q ;
wire \cpu_datapath|stage_ID|regfile|data[20][20]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~166_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~170_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~175_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~86 ;
wire \cpu_datapath|stage_EX|ALU|Add0~89_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~73_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~74_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~124_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~75_combout ;
wire \cpu_datapath|stage_IF|Add0~78 ;
wire \cpu_datapath|stage_IF|Add0~81_sumout ;
wire \cpu_datapath|sreg_ID_EX|rs1~124_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~123_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~117_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~116_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~119_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~118_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~120_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~121_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~122_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~125_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[22]~11_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~26_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~25_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~33_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~27_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~28_combout ;
wire \cpu_datapath|stage_WB|Add0~21_sumout ;
wire \cpu_datapath|stage_WB|Selector24~2_combout ;
wire \data_rdata[7]~input_o ;
wire \cpu_datapath|stage_WB|Selector24~3_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][7]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~244_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~243_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~241_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~242_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~238_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~239_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~236_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~237_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~240_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~245_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[7]~23_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~9_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector31~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector2~0_combout ;
wire \cpu_datapath|stage_WB|Equal0~0_combout ;
wire \cpu_datapath|stage_WB|Selector24~0_combout ;
wire \cpu_datapath|stage_WB|Selector31~2_combout ;
wire \cpu_datapath|stage_WB|Mux7~0_combout ;
wire \cpu_datapath|stage_WB|Selector31~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector31~0_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector31~4_combout ;
wire \cpu_datapath|stage_WB|Selector31~0_combout ;
wire \cpu_datapath|stage_WB|Selector31~3_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][0]~feeder_combout ;
wire \cpu_datapath|stage_ID|regfile|data[18][0]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~2_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~0_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~3_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~1_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~4_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~9_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~10_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~5_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~8_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~13_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~5_sumout ;
wire \cpu_datapath|stage_EX|ALU|Selector31~2_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector31~3_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector1~0_combout ;
wire \cpu_datapath|stage_WB|Selector30~1_combout ;
wire \cpu_datapath|stage_WB|Add0~17_sumout ;
wire \cpu_datapath|stage_WB|Selector25~0_combout ;
wire \cpu_datapath|stage_WB|Selector25~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][6]~q ;
wire \cpu_datapath|sreg_ID_EX|rs1~234_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~231_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~232_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~233_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~228_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~226_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~229_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~227_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~230_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~235_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[6]~22_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~18_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~25_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~19_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~17_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~20_combout ;
wire \cpu_datapath|stage_IF|Add0~10 ;
wire \cpu_datapath|stage_IF|Add0~13_sumout ;
wire \cpu_datapath|stage_IF|PC|data~3_combout ;
wire \cpu_datapath|sreg_EX_MEM|pc[5]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~14 ;
wire \cpu_datapath|stage_WB|Add0~18 ;
wire \cpu_datapath|stage_WB|Add0~22 ;
wire \cpu_datapath|stage_WB|Add0~26 ;
wire \cpu_datapath|stage_WB|Add0~30 ;
wire \cpu_datapath|stage_WB|Add0~34 ;
wire \cpu_datapath|stage_WB|Add0~38 ;
wire \cpu_datapath|stage_WB|Add0~42 ;
wire \cpu_datapath|stage_WB|Add0~46 ;
wire \cpu_datapath|stage_WB|Add0~50 ;
wire \cpu_datapath|stage_WB|Add0~54 ;
wire \cpu_datapath|stage_WB|Add0~58 ;
wire \cpu_datapath|stage_WB|Add0~61_sumout ;
wire \cpu_datapath|stage_WB|Selector14~0_combout ;
wire \cpu_datapath|stage_WB|Selector14~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[8][17]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~203_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~201_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~202_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~204_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~197_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~198_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~196_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~199_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~200_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~205_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~73_sumout ;
wire \cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~60_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~61_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~140_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~62_combout ;
wire \cpu_datapath|stage_IF|Add0~62 ;
wire \cpu_datapath|stage_IF|Add0~65_sumout ;
wire \cpu_datapath|stage_IF|Add0~66 ;
wire \cpu_datapath|stage_IF|Add0~69_sumout ;
wire \cpu_datapath|stage_IF|Add0~70 ;
wire \cpu_datapath|stage_IF|Add0~73_sumout ;
wire \cpu_datapath|sreg_ID_EX|rs1~104_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~103_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~101_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~102_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~97_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~96_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~99_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~98_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~100_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~105_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[20]~9_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~22_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~21_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~29_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~23_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~24_combout ;
wire \cpu_datapath|stage_IF|Add0~14 ;
wire \cpu_datapath|stage_IF|Add0~17_sumout ;
wire \cpu_datapath|stage_IF|PC|data~4_combout ;
wire \cpu_datapath|stage_IF|Add0~18 ;
wire \cpu_datapath|stage_IF|Add0~21_sumout ;
wire \cpu_datapath|stage_IF|Add0~22 ;
wire \cpu_datapath|stage_IF|Add0~25_sumout ;
wire \cpu_datapath|stage_IF|Add0~26 ;
wire \cpu_datapath|stage_IF|Add0~29_sumout ;
wire \cpu_datapath|stage_IF|Add0~30 ;
wire \cpu_datapath|stage_IF|Add0~33_sumout ;
wire \cpu_datapath|stage_IF|Add0~34 ;
wire \cpu_datapath|stage_IF|Add0~37_sumout ;
wire \cpu_datapath|stage_IF|Add0~38 ;
wire \cpu_datapath|stage_IF|Add0~41_sumout ;
wire \cpu_datapath|stage_IF|Add0~42 ;
wire \cpu_datapath|stage_IF|Add0~45_sumout ;
wire \cpu_datapath|stage_IF|Add0~46 ;
wire \cpu_datapath|stage_IF|Add0~49_sumout ;
wire \cpu_datapath|stage_IF|Add0~50 ;
wire \cpu_datapath|stage_IF|Add0~53_sumout ;
wire \cpu_datapath|stage_IF|Add0~54 ;
wire \cpu_datapath|stage_IF|Add0~57_sumout ;
wire \cpu_datapath|sreg_ID_EX|rs1~143_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~137_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~136_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~139_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~138_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~140_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~144_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~141_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~142_combout ;
wire \cpu_datapath|sreg_ID_EX|rs1~145_combout ;
wire \cpu_datapath|stage_EX|alumux1_out[16]~13_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~14_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~13_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~21_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~15_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~16_combout ;
wire \data_rdata[4]~input_o ;
wire \cpu_datapath|stage_WB|Add0~9_sumout ;
wire \cpu_datapath|stage_WB|Selector27~0_combout ;
wire \cpu_datapath|stage_WB|Selector27~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[9][4]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~23_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~21_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~22_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~24_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~18_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~19_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~17_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~16_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~20_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~25_combout ;
wire \cpu_datapath|stage_EX|Selector27~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~2_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~3_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~13_sumout ;
wire \cpu_datapath|sreg_EX_MEM|alu~6_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|alu~7_combout ;
wire \cpu_datapath|sreg_MEM_WB|alu[2]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~1_sumout ;
wire \cpu_datapath|stage_WB|Selector29~0_combout ;
wire \data_rdata[2]~input_o ;
wire \cpu_datapath|stage_WB|Selector29~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[14][2]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~34_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~31_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~32_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~33_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~27_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~26_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~29_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~28_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~30_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~35_combout ;
wire \cpu_datapath|stage_EX|Selector29~0_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector30~7_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector30~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector0~2_combout ;
wire \cpu_datapath|stage_WB|Mux0~0_combout ;
wire \cpu_datapath|stage_WB|Selector30~4_combout ;
wire \cpu_datapath|stage_WB|Add0~5_sumout ;
wire \cpu_datapath|stage_WB|Selector28~0_combout ;
wire \cpu_datapath|stage_WB|Selector28~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[2][3]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~51_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~52_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~54_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~53_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~46_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~48_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~47_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~49_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~50_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~55_combout ;
wire \cpu_datapath|stage_EX|Selector28~0_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout ;
wire \cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout ;
wire \cpu_datapath|stage_EX|ALU|Selector30~1_combout ;
wire \cpu_datapath|stage_EX|ALU|Add0~9_sumout ;
wire \cpu_datapath|stage_EX|ALU|Selector30~3_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector3~0_combout ;
wire \cpu_datapath|stage_WB|Mux0~1_combout ;
wire \cpu_datapath|stage_WB|Selector24~1_combout ;
wire \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder_combout ;
wire \cpu_datapath|stage_WB|Add0~85_sumout ;
wire \cpu_datapath|stage_WB|Selector8~0_combout ;
wire \cpu_datapath|stage_WB|Selector8~1_combout ;
wire \cpu_datapath|stage_ID|regfile|data[12][23]~q ;
wire \cpu_datapath|sreg_ID_EX|rs2~104_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~103_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~101_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~102_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~97_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~96_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~99_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~98_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~100_combout ;
wire \cpu_datapath|sreg_ID_EX|rs2~105_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~3_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~7_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~6_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~5_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~1_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~8_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~12_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~4_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~0_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~48_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~52_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~16_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~20_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~5_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~4_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~7_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~8_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~6_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~9_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~2_combout ;
wire \cpu_datapath|stage_EX|CMP|Equal0~3_combout ;
wire \cpu_datapath|stage_ID|control_rom|Selector4~0_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~56_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~44_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~36_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~40_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~12_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~10_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~11_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~13_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~15_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~14_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~16_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~17_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~28_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~32_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~18_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~19_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~1_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~24_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~20_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~27_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~25_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~2_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~21_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan0~0_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~26_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~22_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan0~1_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~0_combout ;
wire \cpu_datapath|stage_EX|CMP|LessThan2~23_combout ;
wire \cpu_datapath|stage_EX|CMP|Selector0~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|br_en~q ;
wire \cpu_datapath|sreg_ID_EX|always0~0_combout ;
wire \cpu_datapath|sreg_EX_MEM|Selector5~1_combout ;
wire \cpu_datapath|stage_IF|PC|data~5_combout ;
wire \cpu_datapath|stage_IF|PC|data~0_combout ;
wire \cpu_datapath|stage_ID|control_rom|Equal2~0_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl.data_read~q ;
wire \cpu_datapath|sreg_EX_MEM|ctrl.data_read~q ;
wire \cpu_datapath|stage_ID|control_rom|Equal3~0_combout ;
wire \cpu_datapath|sreg_ID_EX|ctrl.data_write~q ;
wire \cpu_datapath|sreg_EX_MEM|ctrl.data_write~q ;
wire \cpu_datapath|stage_MEM|WideOr3~0_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[0]~0_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[1]~1_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[2]~2_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[3]~3_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[4]~4_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[5]~5_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[6]~6_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[7]~7_combout ;
wire \cpu_datapath|stage_MEM|WideOr2~0_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[8]~8_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[9]~9_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[10]~10_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[11]~11_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[12]~12_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[13]~13_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[14]~14_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[15]~15_combout ;
wire \cpu_datapath|stage_MEM|WideOr1~0_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[16]~16_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[17]~17_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[18]~18_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[19]~19_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[20]~20_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[21]~21_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[22]~22_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[23]~23_combout ;
wire \cpu_datapath|stage_MEM|WideOr0~0_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[24]~24_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[25]~25_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[26]~26_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[27]~27_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[28]~28_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[29]~29_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[30]~30_combout ;
wire \cpu_datapath|stage_MEM|wdata_out[31]~31_combout ;
wire [31:0] \cpu_datapath|sreg_IF_ID|rdata ;
wire [3:0] \cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel ;
wire [31:0] \cpu_datapath|sreg_MEM_WB|ctrl.u_imm ;
wire [4:0] \cpu_datapath|sreg_MEM_WB|ctrl.rd ;
wire [3:0] \cpu_datapath|sreg_MEM_WB|mem_byte_en ;
wire [31:0] \cpu_datapath|sreg_MEM_WB|data ;
wire [31:0] \cpu_datapath|sreg_ID_EX|pc ;
wire [3:0] \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel ;
wire [31:0] \cpu_datapath|sreg_ID_EX|ctrl.i_imm ;
wire [31:0] \cpu_datapath|sreg_MEM_WB|alu ;
wire [2:0] \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel ;
wire [31:0] \cpu_datapath|sreg_ID_EX|rs1 ;
wire [31:0] \cpu_datapath|sreg_MEM_WB|pc ;
wire [3:0] \cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel ;
wire [31:0] \cpu_datapath|sreg_ID_EX|rs2 ;
wire [2:0] \cpu_datapath|sreg_ID_EX|ctrl.aluop ;
wire [2:0] \cpu_datapath|sreg_EX_MEM|ctrl.funct3 ;
wire [6:0] \cpu_datapath|sreg_EX_MEM|ctrl.opcode ;
wire [31:0] \cpu_datapath|sreg_ID_EX|ctrl.b_imm ;
wire [31:0] \cpu_datapath|stage_IF|PC|data ;
wire [31:0] \cpu_datapath|sreg_EX_MEM|ctrl.u_imm ;
wire [31:0] \cpu_datapath|sreg_ID_EX|ctrl.j_imm ;
wire [2:0] \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel ;
wire [31:0] \cpu_datapath|sreg_EX_MEM|alu ;
wire [2:0] \cpu_datapath|sreg_ID_EX|ctrl.cmpop ;
wire [1:0] \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel ;
wire [4:0] \cpu_datapath|sreg_EX_MEM|ctrl.rd ;
wire [2:0] \cpu_datapath|sreg_ID_EX|ctrl.funct3 ;
wire [31:0] \cpu_datapath|sreg_IF_ID|pc ;
wire [31:0] \cpu_datapath|sreg_EX_MEM|pc ;
wire [6:0] \cpu_datapath|sreg_ID_EX|ctrl.opcode ;
wire [3:0] \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel ;
wire [31:0] \cpu_datapath|sreg_EX_MEM|rs2 ;
wire [1:0] \cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel ;


// Location: IOOBUF_X56_Y0_N95
arriaii_io_obuf \inst_read~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_read~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_read~output .bus_hold = "false";
defparam \inst_read~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
arriaii_io_obuf \inst_addr[0]~output (
	.i(\cpu_datapath|stage_IF|PC|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[0]~output .bus_hold = "false";
defparam \inst_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N36
arriaii_io_obuf \inst_addr[1]~output (
	.i(\cpu_datapath|stage_IF|PC|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[1]~output .bus_hold = "false";
defparam \inst_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N98
arriaii_io_obuf \inst_addr[2]~output (
	.i(\cpu_datapath|stage_IF|PC|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[2]~output .bus_hold = "false";
defparam \inst_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N36
arriaii_io_obuf \inst_addr[3]~output (
	.i(\cpu_datapath|stage_IF|PC|data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[3]~output .bus_hold = "false";
defparam \inst_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N67
arriaii_io_obuf \inst_addr[4]~output (
	.i(\cpu_datapath|stage_IF|PC|data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[4]~output .bus_hold = "false";
defparam \inst_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N98
arriaii_io_obuf \inst_addr[5]~output (
	.i(\cpu_datapath|stage_IF|PC|data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[5]~output .bus_hold = "false";
defparam \inst_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N36
arriaii_io_obuf \inst_addr[6]~output (
	.i(\cpu_datapath|stage_IF|PC|data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[6]~output .bus_hold = "false";
defparam \inst_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N98
arriaii_io_obuf \inst_addr[7]~output (
	.i(\cpu_datapath|stage_IF|PC|data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[7]~output .bus_hold = "false";
defparam \inst_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N98
arriaii_io_obuf \inst_addr[8]~output (
	.i(\cpu_datapath|stage_IF|PC|data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[8]~output .bus_hold = "false";
defparam \inst_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N98
arriaii_io_obuf \inst_addr[9]~output (
	.i(\cpu_datapath|stage_IF|PC|data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[9]~output .bus_hold = "false";
defparam \inst_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N67
arriaii_io_obuf \inst_addr[10]~output (
	.i(\cpu_datapath|stage_IF|PC|data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[10]~output .bus_hold = "false";
defparam \inst_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y56_N2
arriaii_io_obuf \inst_addr[11]~output (
	.i(\cpu_datapath|stage_IF|PC|data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[11]~output .bus_hold = "false";
defparam \inst_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N67
arriaii_io_obuf \inst_addr[12]~output (
	.i(\cpu_datapath|stage_IF|PC|data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[12]~output .bus_hold = "false";
defparam \inst_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
arriaii_io_obuf \inst_addr[13]~output (
	.i(\cpu_datapath|stage_IF|PC|data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[13]~output .bus_hold = "false";
defparam \inst_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N33
arriaii_io_obuf \inst_addr[14]~output (
	.i(\cpu_datapath|stage_IF|PC|data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[14]~output .bus_hold = "false";
defparam \inst_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N2
arriaii_io_obuf \inst_addr[15]~output (
	.i(\cpu_datapath|stage_IF|PC|data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[15]~output .bus_hold = "false";
defparam \inst_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y25_N98
arriaii_io_obuf \inst_addr[16]~output (
	.i(\cpu_datapath|stage_IF|PC|data [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[16]~output .bus_hold = "false";
defparam \inst_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N33
arriaii_io_obuf \inst_addr[17]~output (
	.i(\cpu_datapath|stage_IF|PC|data [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[17]~output .bus_hold = "false";
defparam \inst_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N67
arriaii_io_obuf \inst_addr[18]~output (
	.i(\cpu_datapath|stage_IF|PC|data [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[18]~output .bus_hold = "false";
defparam \inst_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N67
arriaii_io_obuf \inst_addr[19]~output (
	.i(\cpu_datapath|stage_IF|PC|data [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[19]~output .bus_hold = "false";
defparam \inst_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y6_N2
arriaii_io_obuf \inst_addr[20]~output (
	.i(\cpu_datapath|stage_IF|PC|data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[20]~output .bus_hold = "false";
defparam \inst_addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N67
arriaii_io_obuf \inst_addr[21]~output (
	.i(\cpu_datapath|stage_IF|PC|data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[21]~output .bus_hold = "false";
defparam \inst_addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N98
arriaii_io_obuf \inst_addr[22]~output (
	.i(\cpu_datapath|stage_IF|PC|data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[22]~output .bus_hold = "false";
defparam \inst_addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N2
arriaii_io_obuf \inst_addr[23]~output (
	.i(\cpu_datapath|stage_IF|PC|data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[23]~output .bus_hold = "false";
defparam \inst_addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N67
arriaii_io_obuf \inst_addr[24]~output (
	.i(\cpu_datapath|stage_IF|PC|data [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[24]~output .bus_hold = "false";
defparam \inst_addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
arriaii_io_obuf \inst_addr[25]~output (
	.i(\cpu_datapath|stage_IF|PC|data [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[25]~output .bus_hold = "false";
defparam \inst_addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N98
arriaii_io_obuf \inst_addr[26]~output (
	.i(\cpu_datapath|stage_IF|PC|data [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[26]~output .bus_hold = "false";
defparam \inst_addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N98
arriaii_io_obuf \inst_addr[27]~output (
	.i(\cpu_datapath|stage_IF|PC|data [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[27]~output .bus_hold = "false";
defparam \inst_addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N5
arriaii_io_obuf \inst_addr[28]~output (
	.i(\cpu_datapath|stage_IF|PC|data [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[28]~output .bus_hold = "false";
defparam \inst_addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y4_N36
arriaii_io_obuf \inst_addr[29]~output (
	.i(\cpu_datapath|stage_IF|PC|data [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[29]~output .bus_hold = "false";
defparam \inst_addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
arriaii_io_obuf \inst_addr[30]~output (
	.i(\cpu_datapath|stage_IF|PC|data [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[30]~output .bus_hold = "false";
defparam \inst_addr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N36
arriaii_io_obuf \inst_addr[31]~output (
	.i(\cpu_datapath|stage_IF|PC|data [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst_addr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst_addr[31]~output .bus_hold = "false";
defparam \inst_addr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y7_N36
arriaii_io_obuf \data_read~output (
	.i(\cpu_datapath|sreg_EX_MEM|ctrl.data_read~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_read~output_o ),
	.obar());
// synopsys translate_off
defparam \data_read~output .bus_hold = "false";
defparam \data_read~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y23_N36
arriaii_io_obuf \data_write~output (
	.i(\cpu_datapath|sreg_EX_MEM|ctrl.data_write~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_write~output_o ),
	.obar());
// synopsys translate_off
defparam \data_write~output .bus_hold = "false";
defparam \data_write~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y56_N98
arriaii_io_obuf \data_mbe[0]~output (
	.i(\cpu_datapath|sreg_EX_MEM|Selector3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_mbe[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_mbe[0]~output .bus_hold = "false";
defparam \data_mbe[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N98
arriaii_io_obuf \data_mbe[1]~output (
	.i(\cpu_datapath|sreg_EX_MEM|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_mbe[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_mbe[1]~output .bus_hold = "false";
defparam \data_mbe[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N36
arriaii_io_obuf \data_mbe[2]~output (
	.i(\cpu_datapath|sreg_EX_MEM|Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_mbe[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_mbe[2]~output .bus_hold = "false";
defparam \data_mbe[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y31_N2
arriaii_io_obuf \data_mbe[3]~output (
	.i(\cpu_datapath|sreg_EX_MEM|Selector0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_mbe[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_mbe[3]~output .bus_hold = "false";
defparam \data_mbe[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y56_N2
arriaii_io_obuf \data_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[0]~output .bus_hold = "false";
defparam \data_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N36
arriaii_io_obuf \data_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[1]~output .bus_hold = "false";
defparam \data_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y34_N67
arriaii_io_obuf \data_addr[2]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[2]~output .bus_hold = "false";
defparam \data_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N98
arriaii_io_obuf \data_addr[3]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[3]~output .bus_hold = "false";
defparam \data_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N67
arriaii_io_obuf \data_addr[4]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[4]~output .bus_hold = "false";
defparam \data_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N5
arriaii_io_obuf \data_addr[5]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[5]~output .bus_hold = "false";
defparam \data_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N5
arriaii_io_obuf \data_addr[6]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[6]~output .bus_hold = "false";
defparam \data_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N67
arriaii_io_obuf \data_addr[7]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[7]~output .bus_hold = "false";
defparam \data_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N36
arriaii_io_obuf \data_addr[8]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[8]~output .bus_hold = "false";
defparam \data_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N33
arriaii_io_obuf \data_addr[9]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[9]~output .bus_hold = "false";
defparam \data_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
arriaii_io_obuf \data_addr[10]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[10]~output .bus_hold = "false";
defparam \data_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N98
arriaii_io_obuf \data_addr[11]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[11]~output .bus_hold = "false";
defparam \data_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y28_N67
arriaii_io_obuf \data_addr[12]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[12]~output .bus_hold = "false";
defparam \data_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
arriaii_io_obuf \data_addr[13]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[13]~output .bus_hold = "false";
defparam \data_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y6_N36
arriaii_io_obuf \data_addr[14]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[14]~output .bus_hold = "false";
defparam \data_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
arriaii_io_obuf \data_addr[15]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[15]~output .bus_hold = "false";
defparam \data_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N98
arriaii_io_obuf \data_addr[16]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[16]~output .bus_hold = "false";
defparam \data_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y18_N36
arriaii_io_obuf \data_addr[17]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[17]~output .bus_hold = "false";
defparam \data_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y7_N2
arriaii_io_obuf \data_addr[18]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[18]~output .bus_hold = "false";
defparam \data_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N67
arriaii_io_obuf \data_addr[19]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[19]~output .bus_hold = "false";
defparam \data_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N67
arriaii_io_obuf \data_addr[20]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[20]~output .bus_hold = "false";
defparam \data_addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
arriaii_io_obuf \data_addr[21]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[21]~output .bus_hold = "false";
defparam \data_addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N33
arriaii_io_obuf \data_addr[22]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[22]~output .bus_hold = "false";
defparam \data_addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N67
arriaii_io_obuf \data_addr[23]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[23]~output .bus_hold = "false";
defparam \data_addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N67
arriaii_io_obuf \data_addr[24]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[24]~output .bus_hold = "false";
defparam \data_addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N98
arriaii_io_obuf \data_addr[25]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[25]~output .bus_hold = "false";
defparam \data_addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y56_N98
arriaii_io_obuf \data_addr[26]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[26]~output .bus_hold = "false";
defparam \data_addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N98
arriaii_io_obuf \data_addr[27]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[27]~output .bus_hold = "false";
defparam \data_addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N98
arriaii_io_obuf \data_addr[28]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[28]~output .bus_hold = "false";
defparam \data_addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
arriaii_io_obuf \data_addr[29]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[29]~output .bus_hold = "false";
defparam \data_addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N5
arriaii_io_obuf \data_addr[30]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[30]~output .bus_hold = "false";
defparam \data_addr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N67
arriaii_io_obuf \data_addr[31]~output (
	.i(\cpu_datapath|sreg_EX_MEM|alu [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_addr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_addr[31]~output .bus_hold = "false";
defparam \data_addr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N36
arriaii_io_obuf \data_wdata[0]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[0]~output .bus_hold = "false";
defparam \data_wdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N98
arriaii_io_obuf \data_wdata[1]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[1]~output .bus_hold = "false";
defparam \data_wdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y49_N67
arriaii_io_obuf \data_wdata[2]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[2]~output .bus_hold = "false";
defparam \data_wdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y36_N67
arriaii_io_obuf \data_wdata[3]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[3]~output .bus_hold = "false";
defparam \data_wdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N2
arriaii_io_obuf \data_wdata[4]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[4]~output .bus_hold = "false";
defparam \data_wdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y21_N98
arriaii_io_obuf \data_wdata[5]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[5]~output .bus_hold = "false";
defparam \data_wdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y21_N5
arriaii_io_obuf \data_wdata[6]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[6]~output .bus_hold = "false";
defparam \data_wdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y25_N67
arriaii_io_obuf \data_wdata[7]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[7]~output .bus_hold = "false";
defparam \data_wdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y30_N2
arriaii_io_obuf \data_wdata[8]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[8]~output .bus_hold = "false";
defparam \data_wdata[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y19_N98
arriaii_io_obuf \data_wdata[9]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[9]~output .bus_hold = "false";
defparam \data_wdata[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y22_N36
arriaii_io_obuf \data_wdata[10]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[10]~output .bus_hold = "false";
defparam \data_wdata[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
arriaii_io_obuf \data_wdata[11]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[11]~output .bus_hold = "false";
defparam \data_wdata[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y22_N2
arriaii_io_obuf \data_wdata[12]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[12]~output .bus_hold = "false";
defparam \data_wdata[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y22_N98
arriaii_io_obuf \data_wdata[13]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[13]~output .bus_hold = "false";
defparam \data_wdata[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y22_N67
arriaii_io_obuf \data_wdata[14]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[14]~output .bus_hold = "false";
defparam \data_wdata[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y6_N67
arriaii_io_obuf \data_wdata[15]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[15]~output .bus_hold = "false";
defparam \data_wdata[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N2
arriaii_io_obuf \data_wdata[16]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[16]~output .bus_hold = "false";
defparam \data_wdata[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y30_N98
arriaii_io_obuf \data_wdata[17]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[17]~output .bus_hold = "false";
defparam \data_wdata[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y37_N2
arriaii_io_obuf \data_wdata[18]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[18]~output .bus_hold = "false";
defparam \data_wdata[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N33
arriaii_io_obuf \data_wdata[19]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[19]~output .bus_hold = "false";
defparam \data_wdata[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y37_N98
arriaii_io_obuf \data_wdata[20]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[20]~output .bus_hold = "false";
defparam \data_wdata[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y37_N67
arriaii_io_obuf \data_wdata[21]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[21]~output .bus_hold = "false";
defparam \data_wdata[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N36
arriaii_io_obuf \data_wdata[22]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[22]~output .bus_hold = "false";
defparam \data_wdata[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y21_N67
arriaii_io_obuf \data_wdata[23]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[23]~output .bus_hold = "false";
defparam \data_wdata[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y23_N67
arriaii_io_obuf \data_wdata[24]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[24]~output .bus_hold = "false";
defparam \data_wdata[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y26_N67
arriaii_io_obuf \data_wdata[25]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[25]~output .bus_hold = "false";
defparam \data_wdata[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y7_N98
arriaii_io_obuf \data_wdata[26]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[26]~output .bus_hold = "false";
defparam \data_wdata[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y23_N98
arriaii_io_obuf \data_wdata[27]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[27]~output .bus_hold = "false";
defparam \data_wdata[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y19_N2
arriaii_io_obuf \data_wdata[28]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[28]~output .bus_hold = "false";
defparam \data_wdata[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y19_N36
arriaii_io_obuf \data_wdata[29]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[29]~output .bus_hold = "false";
defparam \data_wdata[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N67
arriaii_io_obuf \data_wdata[30]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[30]~output .bus_hold = "false";
defparam \data_wdata[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y21_N33
arriaii_io_obuf \data_wdata[31]~output (
	.i(\cpu_datapath|stage_MEM|wdata_out[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_wdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_wdata[31]~output .bus_hold = "false";
defparam \data_wdata[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N32
arriaii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
arriaii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N94
arriaii_io_ibuf \inst_rdata[2]~input (
	.i(inst_rdata[2]),
	.ibar(gnd),
	.o(\inst_rdata[2]~input_o ));
// synopsys translate_off
defparam \inst_rdata[2]~input .bus_hold = "false";
defparam \inst_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y34_N94
arriaii_io_ibuf \inst_resp~input (
	.i(inst_resp),
	.ibar(gnd),
	.o(\inst_resp~input_o ));
// synopsys translate_off
defparam \inst_resp~input .bus_hold = "false";
defparam \inst_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \cpu_datapath|sreg_IF_ID|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y31_N63
arriaii_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N63
arriaii_io_ibuf \inst_rdata[6]~input (
	.i(inst_rdata[6]),
	.ibar(gnd),
	.o(\inst_rdata[6]~input_o ));
// synopsys translate_off
defparam \inst_rdata[6]~input .bus_hold = "false";
defparam \inst_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \cpu_datapath|sreg_IF_ID|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \cpu_datapath|sreg_ID_EX|ctrl.opcode[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N9
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.opcode[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.opcode [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N32
arriaii_io_ibuf \inst_rdata[5]~input (
	.i(inst_rdata[5]),
	.ibar(gnd),
	.o(\inst_rdata[5]~input_o ));
// synopsys translate_off
defparam \inst_rdata[5]~input .bus_hold = "false";
defparam \inst_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N33
dffeas \cpu_datapath|sreg_IF_ID|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \cpu_datapath|sreg_ID_EX|ctrl.opcode[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.opcode[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.opcode [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
arriaii_io_ibuf \inst_rdata[1]~input (
	.i(inst_rdata[1]),
	.ibar(gnd),
	.o(\inst_rdata[1]~input_o ));
// synopsys translate_off
defparam \inst_rdata[1]~input .bus_hold = "false";
defparam \inst_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N39
dffeas \cpu_datapath|sreg_IF_ID|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \cpu_datapath|sreg_ID_EX|ctrl.opcode[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.opcode[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.opcode [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
arriaii_io_ibuf \inst_rdata[4]~input (
	.i(inst_rdata[4]),
	.ibar(gnd),
	.o(\inst_rdata[4]~input_o ));
// synopsys translate_off
defparam \inst_rdata[4]~input .bus_hold = "false";
defparam \inst_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \cpu_datapath|sreg_IF_ID|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \cpu_datapath|sreg_ID_EX|ctrl.opcode[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.opcode[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.opcode [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
arriaii_io_ibuf \inst_rdata[0]~input (
	.i(inst_rdata[0]),
	.ibar(gnd),
	.o(\inst_rdata[0]~input_o ));
// synopsys translate_off
defparam \inst_rdata[0]~input .bus_hold = "false";
defparam \inst_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \cpu_datapath|sreg_IF_ID|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N3
dffeas \cpu_datapath|sreg_ID_EX|ctrl.opcode[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N37
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.opcode[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.opcode [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N30
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Equal3~0 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  = ( \cpu_datapath|sreg_EX_MEM|ctrl.opcode [0] & ( (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [6] & (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [5] & (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [1] & 
// !\cpu_datapath|sreg_EX_MEM|ctrl.opcode [4]))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [6]),
	.datab(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [5]),
	.datac(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [1]),
	.datad(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [4]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Equal3~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Equal3~0 .lut_mask = 64'h0000000001000100;
defparam \cpu_datapath|sreg_EX_MEM|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N63
arriaii_io_ibuf \inst_rdata[12]~input (
	.i(inst_rdata[12]),
	.ibar(gnd),
	.o(\inst_rdata[12]~input_o ));
// synopsys translate_off
defparam \inst_rdata[12]~input .bus_hold = "false";
defparam \inst_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \cpu_datapath|sreg_IF_ID|rdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
arriaii_io_ibuf \inst_rdata[13]~input (
	.i(inst_rdata[13]),
	.ibar(gnd),
	.o(\inst_rdata[13]~input_o ));
// synopsys translate_off
defparam \inst_rdata[13]~input .bus_hold = "false";
defparam \inst_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \cpu_datapath|sreg_IF_ID|rdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N28
arriaii_lcell_comb \cpu_datapath|stage_IF|load_pc~0 (
// Equation(s):
// \cpu_datapath|stage_IF|load_pc~0_combout  = ( \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]) # (\cpu_datapath|sreg_EX_MEM|br_en~q ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( 
// \cpu_datapath|sreg_EX_MEM|br_en~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_EX_MEM|br_en~q ),
	.datad(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|load_pc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|load_pc~0 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|load_pc~0 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \cpu_datapath|stage_IF|load_pc~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N32
arriaii_io_ibuf \inst_rdata[14]~input (
	.i(inst_rdata[14]),
	.ibar(gnd),
	.o(\inst_rdata[14]~input_o ));
// synopsys translate_off
defparam \inst_rdata[14]~input .bus_hold = "false";
defparam \inst_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \cpu_datapath|sreg_IF_ID|rdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N63
arriaii_io_ibuf \inst_rdata[3]~input (
	.i(inst_rdata[3]),
	.ibar(gnd),
	.o(\inst_rdata[3]~input_o ));
// synopsys translate_off
defparam \inst_rdata[3]~input .bus_hold = "false";
defparam \inst_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N37
dffeas \cpu_datapath|sreg_IF_ID|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N38
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal0~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal0~0_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [6] & ( (\cpu_datapath|sreg_IF_ID|rdata [0] & (!\cpu_datapath|sreg_IF_ID|rdata [3] & \cpu_datapath|sreg_IF_ID|rdata [1])) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [0]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [3]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal0~0 .lut_mask = 64'h0030003000000000;
defparam \cpu_datapath|stage_ID|control_rom|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N8
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal0~1 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal0~1_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~0_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [5] & (!\cpu_datapath|sreg_IF_ID|rdata [2] & \cpu_datapath|sreg_IF_ID|rdata [4])) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal0~1 .lut_mask = 64'h0000000000A000A0;
defparam \cpu_datapath|stage_ID|control_rom|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~5 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~5_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [14] & ( \cpu_datapath|stage_ID|control_rom|Equal0~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [12] & (!\rst~input_o  & !\cpu_datapath|stage_IF|load_pc~0_combout )) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [14] & ( \cpu_datapath|stage_ID|control_rom|Equal0~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [12] & (!\cpu_datapath|sreg_IF_ID|rdata [13] & (!\rst~input_o  & !\cpu_datapath|stage_IF|load_pc~0_combout ))) ) ) ) # ( 
// \cpu_datapath|sreg_IF_ID|rdata [14] & ( !\cpu_datapath|stage_ID|control_rom|Equal0~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [12] & (!\rst~input_o  & !\cpu_datapath|stage_IF|load_pc~0_combout )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [14] & ( 
// !\cpu_datapath|stage_ID|control_rom|Equal0~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [12] & (!\rst~input_o  & !\cpu_datapath|stage_IF|load_pc~0_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [12]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [13]),
	.datac(!\rst~input_o ),
	.datad(!\cpu_datapath|stage_IF|load_pc~0_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~5 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl~5 .lut_mask = 64'h5000500040005000;
defparam \cpu_datapath|sreg_ID_EX|ctrl~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \cpu_datapath|sreg_ID_EX|ctrl.cmpop[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|ctrl~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpop[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpop[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~6 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~6_combout  = ( !\cpu_datapath|stage_IF|load_pc~0_combout  & ( (!\rst~input_o  & (((\cpu_datapath|sreg_IF_ID|rdata [13] & \cpu_datapath|stage_ID|control_rom|Equal0~1_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [14]))) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [13]),
	.datac(!\rst~input_o ),
	.datad(!\cpu_datapath|stage_ID|control_rom|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_IF|load_pc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~6 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl~6 .lut_mask = 64'h5070507000000000;
defparam \cpu_datapath|sreg_ID_EX|ctrl~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \cpu_datapath|sreg_ID_EX|ctrl.cmpop[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|ctrl~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpop[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpop[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y56_N32
arriaii_io_ibuf \inst_rdata[24]~input (
	.i(inst_rdata[24]),
	.ibar(gnd),
	.o(\inst_rdata[24]~input_o ));
// synopsys translate_off
defparam \inst_rdata[24]~input .bus_hold = "false";
defparam \inst_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y30_N39
dffeas \cpu_datapath|sreg_IF_ID|rdata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N63
arriaii_io_ibuf \inst_rdata[22]~input (
	.i(inst_rdata[22]),
	.ibar(gnd),
	.o(\inst_rdata[22]~input_o ));
// synopsys translate_off
defparam \inst_rdata[22]~input .bus_hold = "false";
defparam \inst_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \cpu_datapath|sreg_IF_ID|rdata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y56_N1
arriaii_io_ibuf \inst_rdata[23]~input (
	.i(inst_rdata[23]),
	.ibar(gnd),
	.o(\inst_rdata[23]~input_o ));
// synopsys translate_off
defparam \inst_rdata[23]~input .bus_hold = "false";
defparam \inst_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y30_N7
dffeas \cpu_datapath|sreg_IF_ID|rdata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2[4]~11 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( !\cpu_datapath|sreg_IF_ID|rdata [24] ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [24] ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( !\cpu_datapath|sreg_IF_ID|rdata [24] ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~11 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~11 .lut_mask = 64'hAAAAAAAA0000AAAA;
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2[4]~12 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [24] & ( \cpu_datapath|sreg_IF_ID|rdata [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [24]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~12 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~12 .lut_mask = 64'h00000000FFFF0000;
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y56_N32
arriaii_io_ibuf \inst_rdata[20]~input (
	.i(inst_rdata[20]),
	.ibar(gnd),
	.o(\inst_rdata[20]~input_o ));
// synopsys translate_off
defparam \inst_rdata[20]~input .bus_hold = "false";
defparam \inst_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y30_N13
dffeas \cpu_datapath|sreg_IF_ID|rdata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal0~2 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal0~2_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [1] & ( (\cpu_datapath|sreg_IF_ID|rdata [0] & !\cpu_datapath|sreg_IF_ID|rdata [3]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [0]),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [3]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal0~2 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal0~2 .lut_mask = 64'h0000000033003300;
defparam \cpu_datapath|stage_ID|control_rom|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal8~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal8~0_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~2_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [5] & (\cpu_datapath|sreg_IF_ID|rdata [6] & (\cpu_datapath|sreg_IF_ID|rdata [2] & 
// !\cpu_datapath|sreg_IF_ID|rdata [4]))) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [6]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal8~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal8~0 .lut_mask = 64'h0000000001000100;
defparam \cpu_datapath|stage_ID|control_rom|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal7~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal7~0_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [0] & ( \cpu_datapath|sreg_IF_ID|rdata [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [1]),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal7~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal7~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \cpu_datapath|stage_ID|control_rom|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal7~1 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal7~1_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [2] & ( \cpu_datapath|sreg_IF_ID|rdata [6] & ( (\cpu_datapath|stage_ID|control_rom|Equal7~0_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [4] & 
// (\cpu_datapath|sreg_IF_ID|rdata [5] & \cpu_datapath|sreg_IF_ID|rdata [3]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|control_rom|Equal7~0_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [3]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal7~1 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal7~1 .lut_mask = 64'h0000000000000004;
defparam \cpu_datapath|stage_ID|control_rom|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N24
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel[2] (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel [2] = ( \cpu_datapath|stage_ID|control_rom|Equal7~1_combout  ) # ( !\cpu_datapath|stage_ID|control_rom|Equal7~1_combout  & ( \cpu_datapath|stage_ID|control_rom|Equal8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_ID|control_rom|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel[2] .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel[2] .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|ctrl.regfilemux_sel [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N21
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N22
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [14] & ( (\cpu_datapath|sreg_IF_ID|rdata [13] & \cpu_datapath|stage_ID|control_rom|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [13]),
	.datad(!\cpu_datapath|stage_ID|control_rom|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0 .lut_mask = 64'h000F000F00000000;
defparam \cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|ctrl.cmpmux_sel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N23
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N12
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal1~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal1~0_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~0_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [2] & (\cpu_datapath|sreg_IF_ID|rdata [5] & \cpu_datapath|sreg_IF_ID|rdata [4])) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal1~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal1~0 .lut_mask = 64'h0000000000050005;
defparam \cpu_datapath|stage_ID|control_rom|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N37
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.regfilemux_sel [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N35
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.regfilemux_sel [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N20
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector13~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector13~0_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector13~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector13~0 .lut_mask = 64'h3333333311111111;
defparam \cpu_datapath|stage_WB|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector30~2 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector30~2_combout  = (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1])

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector30~2 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector30~2 .lut_mask = 64'h1111111111111111;
defparam \cpu_datapath|stage_WB|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X42_Y56_N32
arriaii_io_ibuf \data_rdata[23]~input (
	.i(data_rdata[23]),
	.ibar(gnd),
	.o(\data_rdata[23]~input_o ));
// synopsys translate_off
defparam \data_rdata[23]~input .bus_hold = "false";
defparam \data_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y28_N32
arriaii_io_ibuf \data_resp~input (
	.i(data_resp),
	.ibar(gnd),
	.o(\data_resp~input_o ));
// synopsys translate_off
defparam \data_resp~input .bus_hold = "false";
defparam \data_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X44_Y28_N20
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|data[10]~0 (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|data[10]~0_combout  = ( \rst~input_o  & ( \data_resp~input_o  ) ) # ( !\rst~input_o  & ( \data_resp~input_o  ) ) # ( \rst~input_o  & ( !\data_resp~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\data_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[10]~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|data[10]~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|data[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y25_N9
dffeas \cpu_datapath|sreg_MEM_WB|data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \cpu_datapath|sreg_ID_EX|ctrl.funct3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.funct3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.funct3[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.funct3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.funct3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.funct3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.funct3[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.funct3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \cpu_datapath|sreg_ID_EX|ctrl.opcode[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N11
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.opcode[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.opcode [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \cpu_datapath|sreg_ID_EX|ctrl.funct3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.funct3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.funct3[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.funct3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.funct3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.funct3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.funct3[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.funct3[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector0~0 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector0~0_combout  = ( !\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [1] & ( (!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2] & (!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3] & !\cpu_datapath|sreg_EX_MEM|ctrl.opcode [6])) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datab(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3]),
	.datac(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector0~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector0~0 .lut_mask = 64'h8080808000000000;
defparam \cpu_datapath|sreg_EX_MEM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N12
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector0~1 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector0~1_combout  = ( \cpu_datapath|sreg_EX_MEM|Selector0~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [0] & (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [1] & !\cpu_datapath|sreg_EX_MEM|ctrl.opcode [4])) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [0]),
	.datab(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [1]),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [4]),
	.datae(!\cpu_datapath|sreg_EX_MEM|Selector0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector0~1 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector0~1 .lut_mask = 64'h0000110000001100;
defparam \cpu_datapath|sreg_EX_MEM|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N28
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal6~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal6~0_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~0_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [5] & (!\cpu_datapath|sreg_IF_ID|rdata [2] & \cpu_datapath|sreg_IF_ID|rdata [4])) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal6~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal6~0 .lut_mask = 64'h0000000000500050;
defparam \cpu_datapath|stage_ID|control_rom|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N32
arriaii_io_ibuf \inst_rdata[30]~input (
	.i(inst_rdata[30]),
	.ibar(gnd),
	.o(\inst_rdata[30]~input_o ));
// synopsys translate_off
defparam \inst_rdata[30]~input .bus_hold = "false";
defparam \inst_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \cpu_datapath|sreg_IF_ID|rdata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|ctrl~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|ctrl~0_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [30] & ( (\cpu_datapath|sreg_IF_ID|rdata [12] & (!\cpu_datapath|sreg_IF_ID|rdata [13] & \cpu_datapath|sreg_IF_ID|rdata [14])) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [12]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [13]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|ctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|ctrl~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|ctrl~0 .lut_mask = 64'h0000000000500050;
defparam \cpu_datapath|stage_ID|control_rom|ctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|WideOr2~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|WideOr2~0_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [4] & ( \cpu_datapath|sreg_IF_ID|rdata [5] & ( (\cpu_datapath|stage_ID|control_rom|Equal7~0_combout  & (\cpu_datapath|sreg_IF_ID|rdata [6] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [2] $ (\cpu_datapath|sreg_IF_ID|rdata [3])))) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [4] & ( !\cpu_datapath|sreg_IF_ID|rdata [5] & ( (\cpu_datapath|stage_ID|control_rom|Equal7~0_combout  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [6] & (\cpu_datapath|sreg_IF_ID|rdata [2] & !\cpu_datapath|sreg_IF_ID|rdata [3]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|control_rom|Equal7~0_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [6]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [3]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|WideOr2~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|WideOr2~0 .lut_mask = 64'h0000040010010000;
defparam \cpu_datapath|stage_ID|control_rom|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~0 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~0_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~2_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [4] & ((!\cpu_datapath|sreg_IF_ID|rdata [6] & ((!\cpu_datapath|sreg_IF_ID|rdata [2]))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [6] & (\cpu_datapath|sreg_IF_ID|rdata [5] & \cpu_datapath|sreg_IF_ID|rdata [2])))) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [6]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl~0 .lut_mask = 64'h00000000C004C004;
defparam \cpu_datapath|sreg_ID_EX|ctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~1 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~1_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl~0_combout  & ( !\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~1 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu_datapath|sreg_ID_EX|ctrl~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Selector0~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Selector0~0_combout  = ( \cpu_datapath|stage_ID|control_rom|ctrl~0_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [14] & (((!\cpu_datapath|stage_ID|control_rom|Equal0~1_combout 
// ) # (\cpu_datapath|stage_ID|control_rom|Equal1~0_combout )) # (\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_ID|control_rom|ctrl~0_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl~1_combout  & ( 
// \cpu_datapath|sreg_IF_ID|rdata [14] ) ) ) # ( \cpu_datapath|stage_ID|control_rom|ctrl~0_combout  & ( !\cpu_datapath|sreg_ID_EX|ctrl~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [14] & ((\cpu_datapath|stage_ID|control_rom|Equal1~0_combout ) # 
// (\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_ID|control_rom|ctrl~0_combout  & ( !\cpu_datapath|sreg_ID_EX|ctrl~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [14] & 
// (((\cpu_datapath|stage_ID|control_rom|Equal1~0_combout ) # (\cpu_datapath|stage_ID|control_rom|Equal0~1_combout )) # (\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.datac(!\cpu_datapath|stage_ID|control_rom|Equal0~1_combout ),
	.datad(!\cpu_datapath|stage_ID|control_rom|Equal1~0_combout ),
	.datae(!\cpu_datapath|stage_ID|control_rom|ctrl~0_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Selector0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Selector0~0 .lut_mask = 64'h1333113333333133;
defparam \cpu_datapath|stage_ID|control_rom|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N35
dffeas \cpu_datapath|sreg_ID_EX|ctrl.aluop[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~0_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [5] & (!\cpu_datapath|sreg_IF_ID|rdata [2] & (\cpu_datapath|sreg_IF_ID|rdata [4] & 
// \cpu_datapath|stage_ID|control_rom|ctrl~0_combout ))) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datad(!\cpu_datapath|stage_ID|control_rom|ctrl~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0 .lut_mask = 64'h0000000000080008;
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~7 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~7_combout  = ( !\cpu_datapath|stage_ID|control_rom|Equal6~0_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [12] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout  & (\cpu_datapath|sreg_ID_EX|ctrl~1_combout ))) ) ) # ( 
// \cpu_datapath|stage_ID|control_rom|Equal6~0_combout  & ( (((!\cpu_datapath|sreg_IF_ID|rdata [14] & (!\cpu_datapath|sreg_IF_ID|rdata [13] & \cpu_datapath|sreg_IF_ID|rdata [30])))) # (\cpu_datapath|sreg_IF_ID|rdata [12]) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [13]),
	.datae(!\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [30]),
	.datag(!\cpu_datapath|sreg_ID_EX|ctrl~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~7 .extended_lut = "on";
defparam \cpu_datapath|sreg_ID_EX|ctrl~7 .lut_mask = 64'h040455550404F555;
defparam \cpu_datapath|sreg_ID_EX|ctrl~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \cpu_datapath|sreg_ID_EX|ctrl.aluop[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \cpu_datapath|sreg_ID_EX|ctrl.i_imm[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
arriaii_io_ibuf \inst_rdata[10]~input (
	.i(inst_rdata[10]),
	.ibar(gnd),
	.o(\inst_rdata[10]~input_o ));
// synopsys translate_off
defparam \inst_rdata[10]~input .bus_hold = "false";
defparam \inst_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y22_N35
dffeas \cpu_datapath|sreg_IF_ID|rdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N8
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [4] & ( (\cpu_datapath|sreg_IF_ID|rdata [5] & (\cpu_datapath|stage_ID|control_rom|Equal0~2_combout  & !\cpu_datapath|sreg_IF_ID|rdata [2])) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datac(!\cpu_datapath|stage_ID|control_rom|Equal0~2_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0 .lut_mask = 64'h0300030000000000;
defparam \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[2] (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel [2] = (\cpu_datapath|stage_ID|control_rom|Equal7~1_combout ) # (\cpu_datapath|stage_ID|control_rom|Equal6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ),
	.datad(!\cpu_datapath|stage_ID|control_rom|Equal7~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[2] .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[2] .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|ctrl.alumux2_sel [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N4
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector30~3 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector30~3_combout  = ( !\cpu_datapath|stage_WB|Selector30~2_combout  & ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector30~3 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector30~3 .lut_mask = 64'hFF000000FF000000;
defparam \cpu_datapath|stage_WB|Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y28_N94
arriaii_io_ibuf \data_rdata[3]~input (
	.i(data_rdata[3]),
	.ibar(gnd),
	.o(\data_rdata[3]~input_o ));
// synopsys translate_off
defparam \data_rdata[3]~input .bus_hold = "false";
defparam \data_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y28_N1
dffeas \cpu_datapath|sreg_MEM_WB|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~2 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~2_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [30] & ( (!\cpu_datapath|sreg_IF_ID|rdata [14] & !\cpu_datapath|sreg_IF_ID|rdata [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [12]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~2 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl~2 .lut_mask = 64'h00000000F000F000;
defparam \cpu_datapath|sreg_ID_EX|ctrl~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~3 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~3_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [13] & ( \cpu_datapath|sreg_ID_EX|ctrl~2_combout  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl~0_combout  & !\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout )) # 
// (\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [13] & ( \cpu_datapath|sreg_ID_EX|ctrl~2_combout  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl~0_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout  & 
// !\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout ))) # (\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [13] & ( !\cpu_datapath|sreg_ID_EX|ctrl~2_combout  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl~0_combout  
// & !\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout )) # (\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [13] & ( !\cpu_datapath|sreg_ID_EX|ctrl~2_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl~0_combout  
// & (!\cpu_datapath|stage_ID|control_rom|Equal6~0_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout  & !\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl~0_combout ),
	.datab(!\cpu_datapath|stage_ID|control_rom|Equal6~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop[1]~0_combout ),
	.datad(!\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [13]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~3 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl~3 .lut_mask = 64'h0800BB333B33BB33;
defparam \cpu_datapath|sreg_ID_EX|ctrl~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|ctrl~4 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|ctrl~4_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl~3_combout  & ( (!\rst~input_o  & (!\cpu_datapath|sreg_EX_MEM|br_en~q  & ((!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]) # (!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout )))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_EX_MEM|br_en~q ),
	.datad(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|ctrl~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl~4 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|ctrl~4 .lut_mask = 64'h00000000C080C080;
defparam \cpu_datapath|sreg_ID_EX|ctrl~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \cpu_datapath|sreg_ID_EX|ctrl.aluop[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|ctrl~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.aluop[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y19_N63
arriaii_io_ibuf \inst_rdata[9]~input (
	.i(inst_rdata[9]),
	.ibar(gnd),
	.o(\inst_rdata[9]~input_o ));
// synopsys translate_off
defparam \inst_rdata[9]~input .bus_hold = "false";
defparam \inst_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \cpu_datapath|sreg_IF_ID|rdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N33
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \cpu_datapath|sreg_ID_EX|ctrl.i_imm[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N32
arriaii_io_ibuf \inst_rdata[11]~input (
	.i(inst_rdata[11]),
	.ibar(gnd),
	.o(\inst_rdata[11]~input_o ));
// synopsys translate_off
defparam \inst_rdata[11]~input .bus_hold = "false";
defparam \inst_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \cpu_datapath|sreg_IF_ID|rdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \cpu_datapath|sreg_ID_EX|ctrl.i_imm[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|WideOr3 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|WideOr3~combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~0_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [5] & (\cpu_datapath|sreg_IF_ID|rdata [4] & \cpu_datapath|sreg_IF_ID|rdata [2])) # 
// (\cpu_datapath|sreg_IF_ID|rdata [5] & ((!\cpu_datapath|sreg_IF_ID|rdata [2]))) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|WideOr3 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|WideOr3 .lut_mask = 64'h000000000F500F50;
defparam \cpu_datapath|stage_ID|control_rom|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N35
dffeas \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N33
dffeas \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_ID|control_rom|WideOr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N28
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~57 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~57_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [16] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~54  ))
// \cpu_datapath|stage_IF|Add0~58  = CARRY(( \cpu_datapath|stage_IF|PC|data [16] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~57_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~57 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N30
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~61 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~61_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [17] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~58  ))
// \cpu_datapath|stage_IF|Add0~62  = CARRY(( \cpu_datapath|stage_IF|PC|data [17] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~61_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~61 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[21]~59 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[21]~59 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[21]~59 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \cpu_datapath|sreg_EX_MEM|alu[21]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|Equal0~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Equal0~1_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Equal0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Equal0~1 .lut_mask = 64'h000000000F000F00;
defparam \cpu_datapath|stage_EX|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Equal0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Equal0~0_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Equal0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \cpu_datapath|stage_EX|ALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y56_N63
arriaii_io_ibuf \data_rdata[17]~input (
	.i(data_rdata[17]),
	.ibar(gnd),
	.o(\data_rdata[17]~input_o ));
// synopsys translate_off
defparam \data_rdata[17]~input .bus_hold = "false";
defparam \data_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \cpu_datapath|sreg_MEM_WB|data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y56_N1
arriaii_io_ibuf \inst_rdata[17]~input (
	.i(inst_rdata[17]),
	.ibar(gnd),
	.o(\inst_rdata[17]~input_o ));
// synopsys translate_off
defparam \inst_rdata[17]~input .bus_hold = "false";
defparam \inst_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N14
arriaii_lcell_comb \cpu_datapath|sreg_IF_ID|rdata[17]~feeder (
// Equation(s):
// \cpu_datapath|sreg_IF_ID|rdata[17]~feeder_combout  = ( \inst_rdata[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_rdata[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_IF_ID|rdata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[17]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_IF_ID|rdata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_IF_ID|rdata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N15
dffeas \cpu_datapath|sreg_IF_ID|rdata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_IF_ID|rdata[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \cpu_datapath|sreg_ID_EX|ctrl.j_imm[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N27
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N1
dffeas \cpu_datapath|sreg_MEM_WB|alu[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \cpu_datapath|sreg_IF_ID|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \cpu_datapath|sreg_ID_EX|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N26
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[17]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[17]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[17]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \cpu_datapath|sreg_EX_MEM|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N31
dffeas \cpu_datapath|sreg_MEM_WB|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y22_N34
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[16]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[16]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[16]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N35
dffeas \cpu_datapath|sreg_EX_MEM|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N15
dffeas \cpu_datapath|sreg_MEM_WB|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \cpu_datapath|sreg_IF_ID|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \cpu_datapath|sreg_ID_EX|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N35
dffeas \cpu_datapath|sreg_EX_MEM|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N27
dffeas \cpu_datapath|sreg_MEM_WB|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \cpu_datapath|sreg_IF_ID|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N35
dffeas \cpu_datapath|sreg_ID_EX|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[14]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[14]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[14]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N13
dffeas \cpu_datapath|sreg_EX_MEM|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N33
dffeas \cpu_datapath|sreg_MEM_WB|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \cpu_datapath|sreg_IF_ID|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \cpu_datapath|sreg_ID_EX|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[13]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[13]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[13]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N9
dffeas \cpu_datapath|sreg_EX_MEM|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N23
dffeas \cpu_datapath|sreg_MEM_WB|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N33
dffeas \cpu_datapath|sreg_IF_ID|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N37
dffeas \cpu_datapath|sreg_ID_EX|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \cpu_datapath|sreg_EX_MEM|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N21
dffeas \cpu_datapath|sreg_MEM_WB|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \cpu_datapath|sreg_IF_ID|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N35
dffeas \cpu_datapath|sreg_ID_EX|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \cpu_datapath|sreg_EX_MEM|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N19
dffeas \cpu_datapath|sreg_MEM_WB|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \cpu_datapath|sreg_IF_ID|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \cpu_datapath|sreg_ID_EX|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N4
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[10]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[10]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[10]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \cpu_datapath|sreg_EX_MEM|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N17
dffeas \cpu_datapath|sreg_MEM_WB|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \cpu_datapath|sreg_IF_ID|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \cpu_datapath|sreg_ID_EX|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[9]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[9]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[9]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \cpu_datapath|sreg_EX_MEM|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N25
dffeas \cpu_datapath|sreg_MEM_WB|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \cpu_datapath|sreg_IF_ID|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \cpu_datapath|sreg_ID_EX|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \cpu_datapath|sreg_EX_MEM|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N13
dffeas \cpu_datapath|sreg_MEM_WB|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \cpu_datapath|sreg_IF_ID|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \cpu_datapath|sreg_ID_EX|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \cpu_datapath|sreg_EX_MEM|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N11
dffeas \cpu_datapath|sreg_MEM_WB|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \cpu_datapath|sreg_IF_ID|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \cpu_datapath|sreg_ID_EX|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[6]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[6]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[6]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \cpu_datapath|sreg_EX_MEM|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N9
dffeas \cpu_datapath|sreg_MEM_WB|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y37_N32
arriaii_io_ibuf \inst_rdata[18]~input (
	.i(inst_rdata[18]),
	.ibar(gnd),
	.o(\inst_rdata[18]~input_o ));
// synopsys translate_off
defparam \inst_rdata[18]~input .bus_hold = "false";
defparam \inst_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y33_N3
dffeas \cpu_datapath|sreg_IF_ID|rdata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N94
arriaii_io_ibuf \inst_rdata[19]~input (
	.i(inst_rdata[19]),
	.ibar(gnd),
	.o(\inst_rdata[19]~input_o ));
// synopsys translate_off
defparam \inst_rdata[19]~input .bus_hold = "false";
defparam \inst_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \cpu_datapath|sreg_IF_ID|rdata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1[15]~12 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [19] & ( \cpu_datapath|sreg_IF_ID|rdata [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~12 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~12 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y49_N32
arriaii_io_ibuf \inst_rdata[15]~input (
	.i(inst_rdata[15]),
	.ibar(gnd),
	.o(\inst_rdata[15]~input_o ));
// synopsys translate_off
defparam \inst_rdata[15]~input .bus_hold = "false";
defparam \inst_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \cpu_datapath|sreg_IF_ID|rdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \cpu_datapath|sreg_MEM_WB|alu[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y34_N32
arriaii_io_ibuf \data_rdata[6]~input (
	.i(data_rdata[6]),
	.ibar(gnd),
	.o(\data_rdata[6]~input_o ));
// synopsys translate_off
defparam \data_rdata[6]~input .bus_hold = "false";
defparam \data_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N2
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|data[6]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|data[6]~feeder_combout  = ( \data_rdata[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_rdata[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[6]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \cpu_datapath|sreg_MEM_WB|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y26_N94
arriaii_io_ibuf \data_rdata[14]~input (
	.i(data_rdata[14]),
	.ibar(gnd),
	.o(\data_rdata[14]~input_o ));
// synopsys translate_off
defparam \data_rdata[14]~input .bus_hold = "false";
defparam \data_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \cpu_datapath|sreg_MEM_WB|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N12
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector30~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector30~0_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & \cpu_datapath|sreg_MEM_WB|mem_byte_en [3]) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel 
// [0] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector30~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector30~0 .lut_mask = 64'hCFCFCFCF0C0C0C0C;
defparam \cpu_datapath|stage_WB|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \cpu_datapath|sreg_MEM_WB|br_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|load_pc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|br_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|br_en .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|br_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y18_N63
arriaii_io_ibuf \data_rdata[0]~input (
	.i(data_rdata[0]),
	.ibar(gnd),
	.o(\data_rdata[0]~input_o ));
// synopsys translate_off
defparam \data_rdata[0]~input .bus_hold = "false";
defparam \data_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y24_N7
dffeas \cpu_datapath|sreg_MEM_WB|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y18_N1
arriaii_io_ibuf \data_rdata[16]~input (
	.i(data_rdata[16]),
	.ibar(gnd),
	.o(\data_rdata[16]~input_o ));
// synopsys translate_off
defparam \data_rdata[16]~input .bus_hold = "false";
defparam \data_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y24_N39
dffeas \cpu_datapath|sreg_MEM_WB|data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \cpu_datapath|sreg_IF_ID|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \cpu_datapath|sreg_ID_EX|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[0]~0 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[0]~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [0]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [0] & ( (\cpu_datapath|sreg_ID_EX|pc [0] & 
// \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|pc [0]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[0]~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[0]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cpu_datapath|stage_EX|alumux1_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \cpu_datapath|sreg_ID_EX|ctrl.i_imm[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N63
arriaii_io_ibuf \inst_rdata[7]~input (
	.i(inst_rdata[7]),
	.ibar(gnd),
	.o(\inst_rdata[7]~input_o ));
// synopsys translate_off
defparam \inst_rdata[7]~input .bus_hold = "false";
defparam \inst_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \cpu_datapath|sreg_IF_ID|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N18
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][0]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][0]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector31~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][0]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N35
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.rd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.rd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.rd [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.rd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N21
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.rd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.rd [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N27
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.rd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.rd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.rd [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N32
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|WideOr1 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|WideOr1~combout  = ( \cpu_datapath|sreg_IF_ID|rdata [5] & ( \cpu_datapath|sreg_IF_ID|rdata [2] & ( (\cpu_datapath|stage_ID|control_rom|Equal7~0_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [6] & 
// (\cpu_datapath|sreg_IF_ID|rdata [4] & !\cpu_datapath|sreg_IF_ID|rdata [3])) # (\cpu_datapath|sreg_IF_ID|rdata [6] & (!\cpu_datapath|sreg_IF_ID|rdata [4])))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [5] & ( \cpu_datapath|sreg_IF_ID|rdata [2] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [6] & (\cpu_datapath|sreg_IF_ID|rdata [4] & (\cpu_datapath|stage_ID|control_rom|Equal7~0_combout  & !\cpu_datapath|sreg_IF_ID|rdata [3]))) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [5] & ( !\cpu_datapath|sreg_IF_ID|rdata 
// [2] & ( (!\cpu_datapath|sreg_IF_ID|rdata [6] & (\cpu_datapath|sreg_IF_ID|rdata [4] & (\cpu_datapath|stage_ID|control_rom|Equal7~0_combout  & !\cpu_datapath|sreg_IF_ID|rdata [3]))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [6]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datac(!\cpu_datapath|stage_ID|control_rom|Equal7~0_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [3]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|WideOr1 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|WideOr1 .lut_mask = 64'h0000020002000604;
defparam \cpu_datapath|stage_ID|control_rom|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N37
dffeas \cpu_datapath|sreg_ID_EX|ctrl.load_regfile (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_ID|control_rom|WideOr1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.load_regfile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.load_regfile .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.load_regfile .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N15
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.load_regfile (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.load_regfile~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.load_regfile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.load_regfile .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.load_regfile .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N36
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|ctrl.load_regfile~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.load_regfile~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N37
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N32
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~7 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~7_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~7 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~7 .lut_mask = 64'h0000000030303030;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y23_N1
arriaii_io_ibuf \inst_rdata[8]~input (
	.i(inst_rdata[8]),
	.ibar(gnd),
	.o(\inst_rdata[8]~input_o ));
// synopsys translate_off
defparam \inst_rdata[8]~input .bus_hold = "false";
defparam \inst_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \cpu_datapath|sreg_IF_ID|rdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N11
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.rd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N27
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.rd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.rd [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.rd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.rd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.rd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.rd [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.rd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][25]~27 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][25]~27_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & ( ((!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & (\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]))) # 
// (\rst~input_o ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & ( \rst~input_o  ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][25]~27 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][25]~27 .lut_mask = 64'h333333333B333B33;
defparam \cpu_datapath|stage_ID|regfile|data[12][25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N19
dffeas \cpu_datapath|stage_ID|regfile|data[12][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N8
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[14][1]~29 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[14][1]~29_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( ((\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [2]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \rst~input_o  ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][1]~29 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[14][1]~29 .lut_mask = 64'h3333337333333373;
defparam \cpu_datapath|stage_ID|regfile|data[14][1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[14][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y56_N63
arriaii_io_ibuf \inst_rdata[21]~input (
	.i(inst_rdata[21]),
	.ibar(gnd),
	.o(\inst_rdata[21]~input_o ));
// synopsys translate_off
defparam \inst_rdata[21]~input .bus_hold = "false";
defparam \inst_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y30_N3
dffeas \cpu_datapath|sreg_IF_ID|rdata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N38
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[15][19]~30 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[15][19]~30_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & (\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [1]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & ( \rst~input_o  ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][19]~30 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[15][19]~30 .lut_mask = 64'h3333333333373337;
defparam \cpu_datapath|stage_ID|regfile|data[15][19]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \cpu_datapath|stage_ID|regfile|data[15][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[13][21]~28 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[13][21]~28_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & ( ((\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [0]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & ( \rst~input_o  ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datad(!\rst~input_o ),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][21]~28 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[13][21]~28 .lut_mask = 64'h00FF04FF00FF04FF;
defparam \cpu_datapath|stage_ID|regfile|data[13][21]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[13][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~10 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~10_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[15][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[15][0]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[12][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[14][0]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[12][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][0]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][0]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][0]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~10 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~10 .lut_mask = 64'h53535353000FF0FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[9][9]~24 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[9][9]~24_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \rst~input_o  ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & 
// (\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]))) # (\rst~input_o ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][9]~24 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[9][9]~24 .lut_mask = 64'h3733333337333333;
defparam \cpu_datapath|stage_ID|regfile|data[9][9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \cpu_datapath|stage_ID|regfile|data[9][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N28
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[10][23]~25 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[10][23]~25_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( ((!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & (\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]))) # 
// (\rst~input_o ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \rst~input_o  ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][23]~25 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[10][23]~25 .lut_mask = 64'h33333B3333333B33;
defparam \cpu_datapath|stage_ID|regfile|data[10][23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[10][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N22
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[8][25]~23 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[8][25]~23_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \rst~input_o  ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( ((\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]))) # (\rst~input_o ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][25]~23 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[8][25]~23 .lut_mask = 64'h7333333373333333;
defparam \cpu_datapath|stage_ID|regfile|data[8][25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N35
dffeas \cpu_datapath|stage_ID|regfile|data[8][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N2
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[11][21]~26 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[11][21]~26_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & ( ((!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [0])) # (\rst~input_o 
// ) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & ( \rst~input_o  ) ) ) # ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( !\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & ( \rst~input_o  ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( !\cpu_datapath|stage_ID|regfile|Decoder0~7_combout  & ( \rst~input_o  ) ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][21]~26 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[11][21]~26 .lut_mask = 64'h33333333333333F3;
defparam \cpu_datapath|stage_ID|regfile|data[11][21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[11][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~9 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~9_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[9][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[9][0]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[8][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[10][0]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[8][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[10][0]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][0]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][0]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~9 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~9 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu_datapath|sreg_ID_EX|rs2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N4
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~5 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~5_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [4])) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~5 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~5 .lut_mask = 64'h0000000040404040;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N14
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[6][5]~18 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[6][5]~18_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( \rst~input_o  ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & 
// \cpu_datapath|stage_ID|regfile|Decoder0~5_combout )) # (\rst~input_o ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|stage_ID|regfile|Decoder0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][5]~18 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[6][5]~18 .lut_mask = 64'h5757575755555555;
defparam \cpu_datapath|stage_ID|regfile|data[6][5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \cpu_datapath|stage_ID|regfile|data[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[5][0]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[5][0]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector31~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][0]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N12
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[5][2]~17 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[5][2]~17_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~5_combout  & ( ((!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [0])) # (\rst~input_o ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|Decoder0~5_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][2]~17 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[5][2]~17 .lut_mask = 64'h555555555D5D5D5D;
defparam \cpu_datapath|stage_ID|regfile|data[5][2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N10
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[7][24]~19 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[7][24]~19_combout  = ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & (\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & \cpu_datapath|stage_ID|regfile|Decoder0~5_combout ))) # (\rst~input_o )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datad(!\cpu_datapath|stage_ID|regfile|Decoder0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][24]~19 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[7][24]~19 .lut_mask = 64'h5557555755575557;
defparam \cpu_datapath|stage_ID|regfile|data[7][24]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N37
dffeas \cpu_datapath|stage_ID|regfile|data[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N8
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[4][29]~16 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[4][29]~16_combout  = ((!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & \cpu_datapath|stage_ID|regfile|Decoder0~5_combout ))) # (\rst~input_o )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datad(!\cpu_datapath|stage_ID|regfile|Decoder0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][29]~16 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[4][29]~16 .lut_mask = 64'h55D555D555D555D5;
defparam \cpu_datapath|stage_ID|regfile|data[4][29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~5 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~5_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][0]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # 
// (\cpu_datapath|stage_ID|regfile|data[5][0]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[6][0]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][0]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[5][0]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[6][0]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][0]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((\cpu_datapath|stage_ID|regfile|data[5][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[6][0]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][0]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[5][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[6][0]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[6][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][0]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~5 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~5 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2[4]~6 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( !\cpu_datapath|sreg_IF_ID|rdata [22] ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|sreg_IF_ID|rdata [21] ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~6 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~6 .lut_mask = 64'hFF00FFFF00000000;
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~6 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~6_combout  = ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [4] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~6 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~6 .lut_mask = 64'h00AA000000000000;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[1][20]~20 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[1][20]~20_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~6_combout  & ( ((!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [0])) # (\rst~input_o ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|Decoder0~6_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][20]~20 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[1][20]~20 .lut_mask = 64'h555555555D5D5D5D;
defparam \cpu_datapath|stage_ID|regfile|data[1][20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N2
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[2][10]~21 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[2][10]~21_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~6_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0])) # (\rst~input_o ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|Decoder0~6_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][10]~21 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[2][10]~21 .lut_mask = 64'h5555555575757575;
defparam \cpu_datapath|stage_ID|regfile|data[2][10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N21
dffeas \cpu_datapath|stage_ID|regfile|data[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[3][24]~22 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[3][24]~22_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~6_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [0])) # (\rst~input_o ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|Decoder0~6_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][24]~22 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[3][24]~22 .lut_mask = 64'h5555555557575757;
defparam \cpu_datapath|stage_ID|regfile|data[3][24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N3
dffeas \cpu_datapath|stage_ID|regfile|data[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2[4]~7 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|sreg_IF_ID|rdata [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~7 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~8 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~8_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][0]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][0]~q ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][0]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[2][0]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][0]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs2~5_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][0]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][0]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs2~5_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][0]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~5_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[1][0]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[2][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][0]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~8 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~8 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][0]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][0]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector31~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][0]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~1 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~1_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q  & ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & (\cpu_datapath|sreg_MEM_WB|ctrl.rd [4] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.rd [3])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~1 .lut_mask = 64'h0000000000000A00;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][3]~4 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][3]~4_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~1_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]) # (\rst~input_o ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datae(!\cpu_datapath|stage_ID|regfile|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][3]~4 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][3]~4 .lut_mask = 64'h0F0FFF0F0F0FFF0F;
defparam \cpu_datapath|stage_ID|regfile|data[17][3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N1
dffeas \cpu_datapath|stage_ID|regfile|data[17][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N14
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][0]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][0]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector31~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][0]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N10
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~2 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~2_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & ( (\cpu_datapath|sreg_MEM_WB|ctrl.rd [4] & (\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q  & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [2])) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~2 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~2 .lut_mask = 64'h0000000010101010;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N6
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][19]~5 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][19]~5_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~2_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1])) # (\rst~input_o ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|Decoder0~2_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][19]~5 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][19]~5 .lut_mask = 64'h5555555575757575;
defparam \cpu_datapath|stage_ID|regfile|data[25][19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N15
dffeas \cpu_datapath|stage_ID|regfile|data[25][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N12
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~3 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~3_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & ( (\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q  & \cpu_datapath|sreg_MEM_WB|ctrl.rd [4]) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~3 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~3 .lut_mask = 64'h0000003300000000;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[21][22]~6 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[21][22]~6_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \cpu_datapath|stage_ID|regfile|Decoder0~3_combout  & ( \rst~input_o  ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( 
// \cpu_datapath|stage_ID|regfile|Decoder0~3_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]) # (\rst~input_o ) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( !\cpu_datapath|stage_ID|regfile|Decoder0~3_combout  & ( \rst~input_o  ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( !\cpu_datapath|stage_ID|regfile|Decoder0~3_combout  & ( \rst~input_o  ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][22]~6 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[21][22]~6 .lut_mask = 64'h5555555555FF5555;
defparam \cpu_datapath|stage_ID|regfile|data[21][22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N37
dffeas \cpu_datapath|stage_ID|regfile|data[21][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N30
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~4 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~4_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q  & ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & ( (\cpu_datapath|sreg_MEM_WB|ctrl.rd [4] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~4 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~4 .lut_mask = 64'h000000000000000F;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y32_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[29][9]~7 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[29][9]~7_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \rst~input_o  ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( 
// \rst~input_o  ) ) ) # ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( (\rst~input_o ) # (\cpu_datapath|stage_ID|regfile|Decoder0~4_combout ) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \rst~input_o  ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_ID|regfile|Decoder0~4_combout ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][9]~7 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[29][9]~7 .lut_mask = 64'h0F0F3F3F0F0F0F0F;
defparam \cpu_datapath|stage_ID|regfile|data[29][9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N33
dffeas \cpu_datapath|stage_ID|regfile|data[29][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~1 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~1_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[21][0]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[21][0]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][0]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][0]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][0]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[21][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~1 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~1 .lut_mask = 64'h2727272700AA55FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N8
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|Decoder0~0 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|Decoder0~0_combout  = ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( (\cpu_datapath|sreg_MEM_WB|ctrl.rd [4] & \cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [4]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.load_regfile~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|Decoder0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|Decoder0~0 .lut_mask = 64'h1111111100000000;
defparam \cpu_datapath|stage_ID|regfile|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N22
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[26][12]~9 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[26][12]~9_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][12]~9 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[26][12]~9 .lut_mask = 64'h5555555557555755;
defparam \cpu_datapath|stage_ID|regfile|data[26][12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N19
dffeas \cpu_datapath|stage_ID|regfile|data[26][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N18
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[22][3]~10 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[22][3]~10_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [2]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][3]~10 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[22][3]~10 .lut_mask = 64'h5555555555755575;
defparam \cpu_datapath|stage_ID|regfile|data[22][3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N23
dffeas \cpu_datapath|stage_ID|regfile|data[22][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[30][10]~11 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[30][10]~11_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & (\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [1]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][10]~11 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[30][10]~11 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \cpu_datapath|stage_ID|regfile|data[30][10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N17
dffeas \cpu_datapath|stage_ID|regfile|data[30][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~2 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~2_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[26][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[26][0]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[18][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[22][0]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[18][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[22][0]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][0]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~2 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~2 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[19][28]~12 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[19][28]~12_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~1_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]) # (\rst~input_o ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_ID|regfile|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][28]~12 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[19][28]~12 .lut_mask = 64'h55555F5F55555F5F;
defparam \cpu_datapath|stage_ID|regfile|data[19][28]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[19][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N28
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[27][21]~13 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[27][21]~13_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~2_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [0])) # (\rst~input_o ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|Decoder0~2_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][21]~13 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[27][21]~13 .lut_mask = 64'h5555555557575757;
defparam \cpu_datapath|stage_ID|regfile|data[27][21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[27][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N28
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[23][3]~14 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[23][3]~14_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( (\cpu_datapath|stage_ID|regfile|Decoder0~3_combout ) # (\rst~input_o ) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( \rst~input_o  ) ) ) # ( \cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( \rst~input_o  ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd 
// [1] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & ( \rst~input_o  ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_ID|regfile|Decoder0~3_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][3]~14 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[23][3]~14 .lut_mask = 64'h55555555555555FF;
defparam \cpu_datapath|stage_ID|regfile|data[23][3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[23][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N4
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[31][30]~15 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[31][30]~15_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~4_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [0] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [1])) # (\rst~input_o ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|Decoder0~4_combout  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [0]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][30]~15 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[31][30]~15 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \cpu_datapath|stage_ID|regfile|data[31][30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[31][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~3 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~3_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[27][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[27][0]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[19][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[23][0]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[19][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[23][0]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][0]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[23][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~3 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~3 .lut_mask = 64'h550F550F330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[16][0]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[16][0]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector31~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][0]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N6
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[16][30]~0 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[16][30]~0_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & (\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]))) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datac(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][30]~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[16][30]~0 .lut_mask = 64'h08000800FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[16][30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N35
dffeas \cpu_datapath|stage_ID|regfile|data[16][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N32
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[24][0]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[24][0]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector31~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][0]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[24][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[24][29]~1 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[24][29]~1_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & (\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & (\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]))) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datac(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][29]~1 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[24][29]~1 .lut_mask = 64'h02000200FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[24][29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N33
dffeas \cpu_datapath|stage_ID|regfile|data[24][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N24
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[20][11]~2 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[20][11]~2_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datac(!\rst~input_o ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][11]~2 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[20][11]~2 .lut_mask = 64'h0F0F0F0F4F0F4F0F;
defparam \cpu_datapath|stage_ID|regfile|data[20][11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N31
dffeas \cpu_datapath|stage_ID|regfile|data[20][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N30
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[28][19]~3 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[28][19]~3_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( ((!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.rd [3] & \cpu_datapath|sreg_MEM_WB|ctrl.rd [2]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][19]~3 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[28][19]~3 .lut_mask = 64'h55555555555D555D;
defparam \cpu_datapath|stage_ID|regfile|data[28][19]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \cpu_datapath|stage_ID|regfile|data[28][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~0 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~0_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[24][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[24][0]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[16][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[20][0]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[16][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[20][0]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][0]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~0 .lut_mask = 64'h550F550F330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~4 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~4_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~3_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~0_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~2_combout 
// )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_ID_EX|rs2~1_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~3_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~0_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~2_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~1_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~3_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~0_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~2_combout  & \cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_ID_EX|rs2~1_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~3_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~0_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~2_combout  & \cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~1_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) 
// )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~2_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~3_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~4 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~13 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~13_combout  = ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~9_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~10_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~8_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~9_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~10_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~4_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2~8_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~10_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~9_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~8_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~13 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~13 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \cpu_datapath|sreg_ID_EX|rs2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2[4]~14 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2[4]~14_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [24] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & !\cpu_datapath|sreg_IF_ID|rdata [20])) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [24]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~14 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~14 .lut_mask = 64'hA000000000000000;
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2[4]~15 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2[4]~15_combout  = ( \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~14_combout  ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~14_combout  ) ) # ( 
// \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~14_combout  & ( ((\cpu_datapath|sreg_EX_MEM|br_en~q ) # (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2])) # (\rst~input_o ) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  
// & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~14_combout  & ( (\cpu_datapath|sreg_EX_MEM|br_en~q ) # (\rst~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datad(!\cpu_datapath|sreg_EX_MEM|br_en~q ),
	.datae(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~15 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~15 .lut_mask = 64'h33FF3FFFFFFFFFFF;
defparam \cpu_datapath|sreg_ID_EX|rs2[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N33
dffeas \cpu_datapath|sreg_ID_EX|rs2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector31~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector31~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [0] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [11])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [0] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [11])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [0] & ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0] & 
// !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [0] & ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [11]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [0]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector31~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector31~0 .lut_mask = 64'h4040434300300030;
defparam \cpu_datapath|stage_EX|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \cpu_datapath|sreg_ID_EX|ctrl.i_imm[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.i_imm[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y25_N32
arriaii_io_ibuf \data_rdata[1]~input (
	.i(data_rdata[1]),
	.ibar(gnd),
	.o(\data_rdata[1]~input_o ));
// synopsys translate_off
defparam \data_rdata[1]~input .bus_hold = "false";
defparam \data_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y25_N39
dffeas \cpu_datapath|sreg_MEM_WB|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector30~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector30~2_combout  = ( \cpu_datapath|stage_EX|ALU|Selector30~3_combout  ) # ( !\cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( (\cpu_datapath|stage_EX|ALU|Selector30~7_combout  & \cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector30~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector30~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector30~2 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \cpu_datapath|stage_EX|ALU|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \cpu_datapath|sreg_EX_MEM|alu[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|ALU|Selector30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N39
dffeas \cpu_datapath|sreg_MEM_WB|alu[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y33_N32
arriaii_io_ibuf \data_rdata[25]~input (
	.i(data_rdata[25]),
	.ibar(gnd),
	.o(\data_rdata[25]~input_o ));
// synopsys translate_off
defparam \data_rdata[25]~input .bus_hold = "false";
defparam \data_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \cpu_datapath|sreg_MEM_WB|data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|Equal8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
arriaii_lcell_comb \cpu_datapath|stage_IF|Equal0~0 (
// Equation(s):
// \cpu_datapath|stage_IF|Equal0~0_combout  = ( \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( (!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2] & (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3] & \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [1])) # 
// (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2] & (!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3])) ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [1] ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datab(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3]),
	.datac(!\cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Equal0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Equal0~0 .lut_mask = 64'h0F0F0F0F46464646;
defparam \cpu_datapath|stage_IF|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector5~0 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector5~0_combout  = ( !\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2] & ( (!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3] & \cpu_datapath|sreg_EX_MEM|Equal3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3]),
	.datad(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector5~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector5~0 .lut_mask = 64'h00F000F000000000;
defparam \cpu_datapath|sreg_EX_MEM|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N14
arriaii_lcell_comb \cpu_datapath|stage_IF|Equal0~1 (
// Equation(s):
// \cpu_datapath|stage_IF|Equal0~1_combout  = ( \cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( ((\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ) # (\cpu_datapath|sreg_EX_MEM|Selector5~1_combout )) # (\cpu_datapath|stage_IF|Equal0~0_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ) # (\cpu_datapath|stage_IF|Equal0~0_combout ) ) )

	.dataa(!\cpu_datapath|stage_IF|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|CMP|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Equal0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Equal0~1 .lut_mask = 64'h5F5F5F5F5FFF5FFF;
defparam \cpu_datapath|stage_IF|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N24
arriaii_lcell_comb \cpu_datapath|stage_IF|PC|data~1 (
// Equation(s):
// \cpu_datapath|stage_IF|PC|data~1_combout  = ( \cpu_datapath|stage_IF|Equal0~1_combout  & ( (!\cpu_datapath|stage_IF|load_pc~0_combout  & ((!\inst_resp~input_o  & ((\cpu_datapath|stage_IF|PC|data [1]))) # (\inst_resp~input_o  & 
// (\cpu_datapath|sreg_EX_MEM|alu [1])))) # (\cpu_datapath|stage_IF|load_pc~0_combout  & (\cpu_datapath|sreg_EX_MEM|alu [1])) ) ) # ( !\cpu_datapath|stage_IF|Equal0~1_combout  & ( \cpu_datapath|stage_IF|PC|data [1] ) )

	.dataa(!\cpu_datapath|stage_IF|load_pc~0_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu [1]),
	.datac(!\inst_resp~input_o ),
	.datad(!\cpu_datapath|stage_IF|PC|data [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_IF|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|PC|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data~1 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|PC|data~1 .lut_mask = 64'h00FF00FF13B313B3;
defparam \cpu_datapath|stage_IF|PC|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \cpu_datapath|stage_IF|PC|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|PC|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \cpu_datapath|sreg_IF_ID|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N15
dffeas \cpu_datapath|sreg_ID_EX|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N37
dffeas \cpu_datapath|sreg_EX_MEM|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N23
dffeas \cpu_datapath|sreg_MEM_WB|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y26_N32
arriaii_io_ibuf \data_rdata[9]~input (
	.i(data_rdata[9]),
	.ibar(gnd),
	.o(\data_rdata[9]~input_o ));
// synopsys translate_off
defparam \data_rdata[9]~input .bus_hold = "false";
defparam \data_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \cpu_datapath|sreg_MEM_WB|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N6
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector30~5 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector30~5_combout  = ( \cpu_datapath|sreg_MEM_WB|data [17] & ( \cpu_datapath|stage_WB|Selector30~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [9]))) # 
// (\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [25])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [17] & ( \cpu_datapath|stage_WB|Selector30~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & 
// ((\cpu_datapath|sreg_MEM_WB|data [9]))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [25])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [17] & ( !\cpu_datapath|stage_WB|Selector30~1_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~0_combout ) # (\cpu_datapath|sreg_MEM_WB|pc [1]) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [17] & ( !\cpu_datapath|stage_WB|Selector30~1_combout  & ( (\cpu_datapath|sreg_MEM_WB|pc [1] & 
// \cpu_datapath|stage_WB|Selector30~0_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [25]),
	.datab(!\cpu_datapath|sreg_MEM_WB|pc [1]),
	.datac(!\cpu_datapath|stage_WB|Selector30~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [9]),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [17]),
	.dataf(!\cpu_datapath|stage_WB|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector30~5 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector30~5 .lut_mask = 64'h0303F3F305F505F5;
defparam \cpu_datapath|stage_WB|Selector30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N16
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector30~6 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector30~6_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [1] & ( \cpu_datapath|stage_WB|Selector30~5_combout  & ( (!\cpu_datapath|stage_WB|Selector30~3_combout  & ((!\cpu_datapath|stage_WB|Selector30~4_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|data [1]))) # (\cpu_datapath|stage_WB|Selector30~3_combout  & ((\cpu_datapath|stage_WB|Selector30~4_combout ))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [1] & ( \cpu_datapath|stage_WB|Selector30~5_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~3_combout  & ((!\cpu_datapath|stage_WB|Selector30~4_combout ) # (\cpu_datapath|sreg_MEM_WB|data [1]))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [1] & ( !\cpu_datapath|stage_WB|Selector30~5_combout  & ( 
// (\cpu_datapath|stage_WB|Selector30~4_combout  & ((\cpu_datapath|stage_WB|Selector30~3_combout ) # (\cpu_datapath|sreg_MEM_WB|data [1]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [1] & ( !\cpu_datapath|stage_WB|Selector30~5_combout  & ( 
// (\cpu_datapath|sreg_MEM_WB|data [1] & (!\cpu_datapath|stage_WB|Selector30~3_combout  & \cpu_datapath|stage_WB|Selector30~4_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [1]),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_WB|Selector30~3_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector30~4_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [1]),
	.dataf(!\cpu_datapath|stage_WB|Selector30~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector30~6 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector30~6 .lut_mask = 64'h0050005FF050F05F;
defparam \cpu_datapath|stage_WB|Selector30~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N11
dffeas \cpu_datapath|stage_ID|regfile|data[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N3
dffeas \cpu_datapath|stage_ID|regfile|data[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[4][1]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[4][1]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][1]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N31
dffeas \cpu_datapath|stage_ID|regfile|data[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N25
dffeas \cpu_datapath|stage_ID|regfile|data[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~41 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~41_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][1]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[4][1]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][1]~q  & (!\cpu_datapath|sreg_IF_ID|rdata 
// [21]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[4][1]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[5][1]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][1]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][1]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][1]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~41 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~41 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N31
dffeas \cpu_datapath|stage_ID|regfile|data[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~42 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~42_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][1]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][1]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][1]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][1]~q  & !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][1]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~41_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][1]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][1]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~41_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][1]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][1]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][1]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~41_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][1]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~42 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~42 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[14][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N19
dffeas \cpu_datapath|stage_ID|regfile|data[12][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[13][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N11
dffeas \cpu_datapath|stage_ID|regfile|data[15][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~44 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~44_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][1]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[12][1]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[14][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][1]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[12][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[14][1]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[12][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[14][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[12][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[14][1]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][1]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~44 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~44 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu_datapath|sreg_ID_EX|rs2~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \cpu_datapath|stage_ID|regfile|data[8][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N29
dffeas \cpu_datapath|stage_ID|regfile|data[9][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N19
dffeas \cpu_datapath|stage_ID|regfile|data[10][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N7
dffeas \cpu_datapath|stage_ID|regfile|data[11][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~43 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~43_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[9][1]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[9][1]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][1]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[8][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[10][1]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[8][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][1]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][1]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[10][1]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][1]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~43 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~43 .lut_mask = 64'h227722770A0A5F5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N7
dffeas \cpu_datapath|stage_ID|regfile|data[20][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N5
dffeas \cpu_datapath|stage_ID|regfile|data[24][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N1
dffeas \cpu_datapath|stage_ID|regfile|data[28][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N19
dffeas \cpu_datapath|stage_ID|regfile|data[16][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~36 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~36_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23]) # 
// ((\cpu_datapath|stage_ID|regfile|data[24][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[20][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[16][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((\cpu_datapath|stage_ID|regfile|data[24][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[20][1]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[20][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][1]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[20][1]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][1]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][1]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~36 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~36 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|sreg_ID_EX|rs2~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N27
dffeas \cpu_datapath|stage_ID|regfile|data[23][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[27][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y32_N7
dffeas \cpu_datapath|stage_ID|regfile|data[19][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[31][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~39 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~39_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[23][1]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[23][1]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[19][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][1]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[19][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[27][1]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][1]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][1]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][1]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~39 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~39 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N5
dffeas \cpu_datapath|stage_ID|regfile|data[21][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[29][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N7
dffeas \cpu_datapath|stage_ID|regfile|data[25][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N29
dffeas \cpu_datapath|stage_ID|regfile|data[17][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~37 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~37_combout  = ( \cpu_datapath|stage_ID|regfile|data[17][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[21][1]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[29][1]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[17][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[21][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[29][1]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[17][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[25][1]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[17][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// \cpu_datapath|stage_ID|regfile|data[25][1]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[21][1]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][1]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][1]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[17][1]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~37 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~37 .lut_mask = 64'h0033CCFF47474747;
defparam \cpu_datapath|sreg_ID_EX|rs2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[26][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N35
dffeas \cpu_datapath|stage_ID|regfile|data[22][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y29_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[18][9]~8 (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[18][9]~8_combout  = ( \cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( ((\cpu_datapath|sreg_MEM_WB|ctrl.rd [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2] & !\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]))) # (\rst~input_o 
// ) ) ) # ( !\cpu_datapath|stage_ID|regfile|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.rd [3]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|regfile|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][9]~8 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[18][9]~8 .lut_mask = 64'h5555555575557555;
defparam \cpu_datapath|stage_ID|regfile|data[18][9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[18][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[30][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][1] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~38 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~38_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[22][1]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[22][1]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][1]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][1]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][1]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][1]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][1]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][1]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][1]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~38 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~38 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~40 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~40_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~37_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~38_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_ID_EX|rs2~36_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20]))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|sreg_ID_EX|rs2~39_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~37_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~38_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~36_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|sreg_ID_EX|rs2~39_combout )))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~37_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~38_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_ID_EX|rs2~36_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~39_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~37_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~38_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~36_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~39_combout )))) ) ) 
// )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~36_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~39_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~37_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~40 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~40 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~45 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~45_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~43_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~40_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~42_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~44_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~43_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~40_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~42_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~44_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~43_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~40_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~42_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~44_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~43_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~40_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~42_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~44_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~42_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~44_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~43_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~45 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~45 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \cpu_datapath|sreg_ID_EX|rs2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector30~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector30~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [1] & ( \cpu_datapath|sreg_ID_EX|rs2 [1] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [1] & ( \cpu_datapath|sreg_ID_EX|rs2 [1] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])))) ) ) ) # 
// ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [1] & ( !\cpu_datapath|sreg_ID_EX|rs2 [1] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & \cpu_datapath|sreg_ID_EX|ctrl.i_imm [1])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [1] & ( !\cpu_datapath|sreg_ID_EX|rs2 [1] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & \cpu_datapath|sreg_ID_EX|ctrl.i_imm [1])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [1]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector30~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector30~0 .lut_mask = 64'h00C00FCF10D01FDF;
defparam \cpu_datapath|stage_EX|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N36
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~73 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~73_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [20] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~70  ))
// \cpu_datapath|stage_IF|Add0~74  = CARRY(( \cpu_datapath|stage_IF|PC|data [20] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~73_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~73 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N38
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~77 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~77_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [21] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~74  ))
// \cpu_datapath|stage_IF|Add0~78  = CARRY(( \cpu_datapath|stage_IF|PC|data [21] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~77_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~77 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y30_N63
arriaii_io_ibuf \data_rdata[21]~input (
	.i(data_rdata[21]),
	.ibar(gnd),
	.o(\data_rdata[21]~input_o ));
// synopsys translate_off
defparam \data_rdata[21]~input .bus_hold = "false";
defparam \data_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N38
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|data[21]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|data[21]~feeder_combout  = ( \data_rdata[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_rdata[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[21]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y26_N39
dffeas \cpu_datapath|sreg_MEM_WB|data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y56_N1
arriaii_io_ibuf \data_rdata[31]~input (
	.i(data_rdata[31]),
	.ibar(gnd),
	.o(\data_rdata[31]~input_o ));
// synopsys translate_off
defparam \data_rdata[31]~input .bus_hold = "false";
defparam \data_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y25_N35
dffeas \cpu_datapath|sreg_MEM_WB|data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y33_N94
arriaii_io_ibuf \data_rdata[15]~input (
	.i(data_rdata[15]),
	.ibar(gnd),
	.o(\data_rdata[15]~input_o ));
// synopsys translate_off
defparam \data_rdata[15]~input .bus_hold = "false";
defparam \data_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y25_N37
dffeas \cpu_datapath|sreg_MEM_WB|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N6
arriaii_lcell_comb \cpu_datapath|stage_WB|regfilemux_o~0 (
// Equation(s):
// \cpu_datapath|stage_WB|regfilemux_o~0_combout  = ( \cpu_datapath|sreg_MEM_WB|data [15] & ( \cpu_datapath|stage_WB|Equal0~0_combout  & ( \cpu_datapath|sreg_MEM_WB|data [31] ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [15] & ( 
// \cpu_datapath|stage_WB|Equal0~0_combout  & ( \cpu_datapath|sreg_MEM_WB|data [31] ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [15] & ( !\cpu_datapath|stage_WB|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|data [31]),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [15]),
	.dataf(!\cpu_datapath|stage_WB|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|regfilemux_o~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|regfilemux_o~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \cpu_datapath|stage_WB|regfilemux_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.i_imm [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N9
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \cpu_datapath|sreg_MEM_WB|alu[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \cpu_datapath|sreg_IF_ID|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N39
dffeas \cpu_datapath|sreg_ID_EX|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \cpu_datapath|sreg_EX_MEM|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N39
dffeas \cpu_datapath|sreg_MEM_WB|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \cpu_datapath|sreg_EX_MEM|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N37
dffeas \cpu_datapath|sreg_MEM_WB|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \cpu_datapath|sreg_IF_ID|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \cpu_datapath|sreg_ID_EX|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \cpu_datapath|sreg_EX_MEM|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N35
dffeas \cpu_datapath|sreg_MEM_WB|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \cpu_datapath|sreg_IF_ID|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \cpu_datapath|sreg_ID_EX|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \cpu_datapath|sreg_EX_MEM|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N1
dffeas \cpu_datapath|sreg_MEM_WB|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~61 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~61_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [17] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~58  ))
// \cpu_datapath|stage_WB|Add0~62  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [17] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~61_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~61 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N32
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~65 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~65_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [18] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~62  ))
// \cpu_datapath|stage_WB|Add0~66  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [18] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~65_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~65 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N34
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~69 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~69_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [19] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~66  ))
// \cpu_datapath|stage_WB|Add0~70  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [19] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~69_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~69 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~73 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~73_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [20] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~70  ))
// \cpu_datapath|stage_WB|Add0~74  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [20] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~73_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~73 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N38
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~77 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~77_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [21] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~74  ))
// \cpu_datapath|stage_WB|Add0~78  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [21] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~77_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~77 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector10~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector10~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [21] & ( \cpu_datapath|stage_WB|Add0~77_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [21] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [21] & ( \cpu_datapath|stage_WB|Add0~77_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) 
// # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [21] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [21] & ( !\cpu_datapath|stage_WB|Add0~77_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [21]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [21] & ( !\cpu_datapath|stage_WB|Add0~77_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [21] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [21]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [21]),
	.dataf(!\cpu_datapath|stage_WB|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector10~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector10~0 .lut_mask = 64'h0300F30003F0F3F0;
defparam \cpu_datapath|stage_WB|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N12
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector10~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector10~1_combout  = ( \cpu_datapath|stage_WB|Selector10~0_combout  & ( \cpu_datapath|stage_WB|Selector30~2_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [21])) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector10~0_combout  & ( \cpu_datapath|stage_WB|Selector30~2_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  
// & (\cpu_datapath|sreg_MEM_WB|data [21])) # (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( \cpu_datapath|stage_WB|Selector10~0_combout  & ( !\cpu_datapath|stage_WB|Selector30~2_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout ) # (\cpu_datapath|stage_WB|Selector24~1_combout ) ) ) ) # ( !\cpu_datapath|stage_WB|Selector10~0_combout  & ( !\cpu_datapath|stage_WB|Selector30~2_combout  & ( (\cpu_datapath|stage_WB|Selector24~1_combout  & 
// \cpu_datapath|stage_WB|Selector13~0_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [21]),
	.datab(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datad(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector10~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector10~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector10~1 .lut_mask = 64'h0303F3F3505F505F;
defparam \cpu_datapath|stage_WB|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[11][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \cpu_datapath|stage_ID|regfile|data[9][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N35
dffeas \cpu_datapath|stage_ID|regfile|data[10][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N33
dffeas \cpu_datapath|stage_ID|regfile|data[8][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~163 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~163_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[11][21]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|stage_ID|regfile|data[9][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[11][21]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|stage_ID|regfile|data[11][21]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][21]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[9][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[11][21]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[11][21]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][21]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~163 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~163 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu_datapath|sreg_ID_EX|rs2~163 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][21]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][21]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][21]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N27
dffeas \cpu_datapath|stage_ID|regfile|data[12][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[13][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[14][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N13
dffeas \cpu_datapath|stage_ID|regfile|data[15][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~164 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~164_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][21]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][21]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][21]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[12][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][21]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][21]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[13][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][21]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~164 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~164 .lut_mask = 64'h404C707C434F737F;
defparam \cpu_datapath|sreg_ID_EX|rs2~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[16][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[24][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[28][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[20][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~156 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~156_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][21]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][21]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[24][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][21]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[16][21]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[16][21]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][21]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][21]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][21]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~156 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~156 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[18][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N15
dffeas \cpu_datapath|stage_ID|regfile|data[26][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N3
dffeas \cpu_datapath|stage_ID|regfile|data[22][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[30][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~158 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~158_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[18][21]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[26][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[18][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[26][21]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[18][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[26][21]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[18][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[26][21]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][21]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][21]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][21]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[30][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~158 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~158 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu_datapath|sreg_ID_EX|rs2~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[27][21]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[27][21]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[27][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][21]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[27][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[27][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[27][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[27][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N35
dffeas \cpu_datapath|stage_ID|regfile|data[23][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N17
dffeas \cpu_datapath|stage_ID|regfile|data[19][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N3
dffeas \cpu_datapath|stage_ID|regfile|data[31][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~159 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~159_combout  = ( \cpu_datapath|stage_ID|regfile|data[19][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # 
// (\cpu_datapath|stage_ID|regfile|data[23][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[27][21]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[19][21]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[23][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[27][21]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[19][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[23][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][21]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [22]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[19][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[23][21]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][21]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [22]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][21]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[19][21]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[31][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~159 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~159 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \cpu_datapath|sreg_ID_EX|rs2~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[25][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N31
dffeas \cpu_datapath|stage_ID|regfile|data[17][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[29][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[21][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~157 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~157_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[25][21]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][21]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[25][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][21]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[17][21]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[17][21]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][21]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][21]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][21]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][21]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~157 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~157 .lut_mask = 64'h330033FF550F550F;
defparam \cpu_datapath|sreg_ID_EX|rs2~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~160 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~160_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~157_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~158_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] 
// & ((\cpu_datapath|sreg_ID_EX|rs2~159_combout ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~157_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~156_combout ) ) ) ) # ( 
// \cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~157_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~158_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~159_combout 
// ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~157_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~156_combout  & !\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~156_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~158_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~159_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~160 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~160 .lut_mask = 64'h5050303F5F5F303F;
defparam \cpu_datapath|sreg_ID_EX|rs2~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N7
dffeas \cpu_datapath|stage_ID|regfile|data[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N39
dffeas \cpu_datapath|stage_ID|regfile|data[4][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N35
dffeas \cpu_datapath|stage_ID|regfile|data[7][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N33
dffeas \cpu_datapath|stage_ID|regfile|data[5][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \cpu_datapath|stage_ID|regfile|data[6][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~161 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~161_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][21]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][21]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][21]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[4][21]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[4][21]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][21]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][21]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][21]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][21]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~161 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~161 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu_datapath|sreg_ID_EX|rs2~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~162 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~162_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][21]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~161_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][21]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][21]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][21]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~161_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][21]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// \cpu_datapath|stage_ID|regfile|data[3][21]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][21]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~161_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][21]~q  & 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][21]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][21]~q  & 
// ( !\cpu_datapath|sreg_ID_EX|rs2~161_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][21]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][21]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][21]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[3][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][21]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~162 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~162 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~165 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~165_combout  = ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~162_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~163_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~164_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~162_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~160_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~162_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~163_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~164_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~162_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2~160_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~163_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~164_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~160_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~165 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~165 .lut_mask = 64'h00AA272755FF2727;
defparam \cpu_datapath|sreg_ID_EX|rs2~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \cpu_datapath|sreg_ID_EX|rs2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N32
arriaii_io_ibuf \inst_rdata[16]~input (
	.i(inst_rdata[16]),
	.ibar(gnd),
	.o(\inst_rdata[16]~input_o ));
// synopsys translate_off
defparam \inst_rdata[16]~input .bus_hold = "false";
defparam \inst_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \cpu_datapath|sreg_IF_ID|rdata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~114 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~114_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][21]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][21]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [15]))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[14][21]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[14][21]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][21]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[15][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][21]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][21]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[14][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][21]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~114 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~114 .lut_mask = 64'h40704C7C43734F7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~113 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~113_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// (\cpu_datapath|stage_ID|regfile|data[10][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[9][21]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][21]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[10][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[9][21]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|stage_ID|regfile|data[10][21]~q  & \cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[9][21]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[10][21]~q  & \cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][21]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][21]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][21]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][21]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~113 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~113 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|sreg_ID_EX|rs1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1[15]~11 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [19] & \cpu_datapath|sreg_IF_ID|rdata [17]) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( !\cpu_datapath|sreg_IF_ID|rdata [19] ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [19]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~11 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~11 .lut_mask = 64'hCCCCCCCC0C0C0C0C;
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~111 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~111_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][21]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][21]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][21]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][21]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][21]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][21]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][21]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][21]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[4][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][21]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][21]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][21]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~111 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~111 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1[15]~6 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( !\cpu_datapath|sreg_IF_ID|rdata [17] ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( !\cpu_datapath|sreg_IF_ID|rdata [16] ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~6 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~6 .lut_mask = 64'hFF00FFFF00000000;
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1[15]~7 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( \cpu_datapath|sreg_IF_ID|rdata [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~7 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~112 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~112_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][21]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][21]~q ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][21]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & \cpu_datapath|stage_ID|regfile|data[2][21]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][21]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~111_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][21]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][21]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~111_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][21]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][21]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~111_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[2][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][21]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~112 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~112 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~107 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~107_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][21]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[21][21]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][21]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[25][21]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][21]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][21]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][21]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][21]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][21]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~107 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~107 .lut_mask = 64'h550F550F330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~106 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~106_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[24][21]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[24][21]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][21]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][21]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[20][21]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][21]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][21]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][21]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][21]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~106 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~106 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~109 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~109_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][21]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[23][21]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][21]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][21]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][21]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][21]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][21]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][21]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~109 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~109 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~108 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~108_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[26][21]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[26][21]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[22][21]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][21]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][21]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[22][21]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][21]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][21]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][21]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][21]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~108 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~108 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~110 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~110_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~109_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~108_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~106_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~107_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~109_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~108_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~106_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~107_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] 
// & (((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~109_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~108_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~106_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~107_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~109_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~108_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~106_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & (\cpu_datapath|sreg_ID_EX|rs1~107_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~107_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~106_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~109_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~110 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~110 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~115 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~115_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~112_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~110_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~113_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~114_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~112_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~110_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~113_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~114_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~112_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~110_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~113_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~114_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~112_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~110_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~113_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~114_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~114_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~113_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~112_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~115 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~115 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1[15]~14 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1[15]~14_combout  = ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [17] & !\cpu_datapath|sreg_IF_ID|rdata [19]))) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [19]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~14 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~14 .lut_mask = 64'h8000800000000000;
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1[15]~15 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1[15]~15_combout  = ( \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~14_combout  ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~14_combout  ) ) # ( 
// \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~14_combout  & ( ((\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]) # (\rst~input_o )) # (\cpu_datapath|sreg_EX_MEM|br_en~q ) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  
// & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~14_combout  & ( (\rst~input_o ) # (\cpu_datapath|sreg_EX_MEM|br_en~q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_EX_MEM|br_en~q ),
	.datac(!\rst~input_o ),
	.datad(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datae(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~15 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~15 .lut_mask = 64'h3F3F3FFFFFFFFFFF;
defparam \cpu_datapath|sreg_ID_EX|rs1[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N33
dffeas \cpu_datapath|sreg_ID_EX|rs1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[21]~10 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [21] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [21]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [21] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [21]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[21]~10 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[21]~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N32
arriaii_io_ibuf \inst_rdata[31]~input (
	.i(inst_rdata[31]),
	.ibar(gnd),
	.o(\inst_rdata[31]~input_o ));
// synopsys translate_off
defparam \inst_rdata[31]~input .bus_hold = "false";
defparam \inst_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \cpu_datapath|sreg_IF_ID|rdata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N38
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector10~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector10~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector10~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector10~0 .lut_mask = 64'h5555555515D515D5;
defparam \cpu_datapath|stage_EX|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y31_N94
arriaii_io_ibuf \data_rdata[20]~input (
	.i(data_rdata[20]),
	.ibar(gnd),
	.o(\data_rdata[20]~input_o ));
// synopsys translate_off
defparam \data_rdata[20]~input .bus_hold = "false";
defparam \data_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N33
dffeas \cpu_datapath|sreg_MEM_WB|data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N20
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~81 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~81_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [22] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~78  ))
// \cpu_datapath|stage_IF|Add0~82  = CARRY(( \cpu_datapath|stage_IF|PC|data [22] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~81_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~81 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N22
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~85 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~85_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [23] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~82  ))
// \cpu_datapath|stage_IF|Add0~86  = CARRY(( \cpu_datapath|stage_IF|PC|data [23] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~85_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~85 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \cpu_datapath|sreg_IF_ID|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N21
dffeas \cpu_datapath|sreg_ID_EX|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N38
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[10]~40 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~40 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~40 .lut_mask = 64'hF0F0F0F00F000F00;
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~40 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N32
arriaii_io_ibuf \inst_rdata[25]~input (
	.i(inst_rdata[25]),
	.ibar(gnd),
	.o(\inst_rdata[25]~input_o ));
// synopsys translate_off
defparam \inst_rdata[25]~input .bus_hold = "false";
defparam \inst_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \cpu_datapath|sreg_IF_ID|rdata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector6~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector6~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector6~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector6~0 .lut_mask = 64'h555555551D551D55;
defparam \cpu_datapath|stage_EX|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \cpu_datapath|stage_ID|regfile|data[27][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[19][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \cpu_datapath|stage_ID|regfile|data[23][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N27
dffeas \cpu_datapath|stage_ID|regfile|data[31][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~119 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~119_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[19][25]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[19][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][25]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[19][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][25]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[19][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][25]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][25]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][25]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][25]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[31][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~119 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~119 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu_datapath|sreg_ID_EX|rs2~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[17][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[25][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N7
dffeas \cpu_datapath|stage_ID|regfile|data[21][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[29][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~117 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~117_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][25]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][25]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][25]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22]) # 
// (\cpu_datapath|stage_ID|regfile|data[25][25]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[17][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[25][25]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][25]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][25]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][25]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][25]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][25]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][25]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[29][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~117 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~117 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[30][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[26][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \cpu_datapath|stage_ID|regfile|data[18][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N17
dffeas \cpu_datapath|stage_ID|regfile|data[22][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~118 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~118_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[30][25]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[30][25]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][25]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][25]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][25]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][25]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][25]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][25]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][25]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~118 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~118 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \cpu_datapath|sreg_ID_EX|rs2~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N19
dffeas \cpu_datapath|stage_ID|regfile|data[24][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N30
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[16][25]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[16][25]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[16][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][25]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[16][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[16][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N31
dffeas \cpu_datapath|stage_ID|regfile|data[16][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N31
dffeas \cpu_datapath|stage_ID|regfile|data[20][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N25
dffeas \cpu_datapath|stage_ID|regfile|data[28][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~116 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~116_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][25]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][25]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][25]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[16][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][25]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][25]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][25]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][25]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[28][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~116 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~116 .lut_mask = 64'h30503F50305F3F5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~120 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~120_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~116_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~118_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (\cpu_datapath|sreg_ID_EX|rs2~119_combout )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~116_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~117_combout ) ) ) ) # ( 
// \cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~116_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~118_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~119_combout )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~116_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~117_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~119_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~117_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~118_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~120 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~120 .lut_mask = 64'h050511BBAFAF11BB;
defparam \cpu_datapath|sreg_ID_EX|rs2~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N33
dffeas \cpu_datapath|stage_ID|regfile|data[13][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N35
dffeas \cpu_datapath|stage_ID|regfile|data[12][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \cpu_datapath|stage_ID|regfile|data[15][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~124 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~124_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][25]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][25]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][25]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][25]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][25]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][25]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~124 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~124 .lut_mask = 64'h30503F50305F3F5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N33
dffeas \cpu_datapath|stage_ID|regfile|data[11][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N27
dffeas \cpu_datapath|stage_ID|regfile|data[8][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \cpu_datapath|stage_ID|regfile|data[9][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \cpu_datapath|stage_ID|regfile|data[10][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~123 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~123_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[9][25]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[11][25]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[11][25]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[8][25]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[8][25]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[11][25]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][25]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][25]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][25]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~123 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~123 .lut_mask = 64'h30303F3F05F505F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N29
dffeas \cpu_datapath|stage_ID|regfile|data[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[1][25]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[1][25]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[1][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][25]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[1][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[1][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N25
dffeas \cpu_datapath|stage_ID|regfile|data[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[4][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[7][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N37
dffeas \cpu_datapath|stage_ID|regfile|data[5][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N5
dffeas \cpu_datapath|stage_ID|regfile|data[6][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~121 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~121_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][25]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[7][25]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][25]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][25]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[5][25]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][25]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][25]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][25]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][25]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][25]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][25]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~121 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~121 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu_datapath|sreg_ID_EX|rs2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~122 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~122_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][25]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~121_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][25]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][25]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][25]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~121_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][25]~q ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][25]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][25]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~121_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][25]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][25]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][25]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~121_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][25]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][25]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][25]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][25]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][25]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~122 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~122 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~125 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~125_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~123_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~122_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~120_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~124_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~123_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~122_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~120_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~124_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~123_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~122_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~120_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~124_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~123_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~122_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~120_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~124_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~120_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~124_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~123_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~125 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~125 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \cpu_datapath|sreg_ID_EX|rs2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector6~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector6~1_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [25] & ( (\cpu_datapath|stage_EX|Equal0~1_combout ) # (\cpu_datapath|stage_EX|Selector6~0_combout ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [25] & ( 
// (\cpu_datapath|stage_EX|Selector6~0_combout  & !\cpu_datapath|stage_EX|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector6~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector6~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector6~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu_datapath|stage_EX|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|f~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|f~2_combout  = ( \cpu_datapath|stage_EX|Selector6~1_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[25]~6_combout  ) ) # ( !\cpu_datapath|stage_EX|Selector6~1_combout  & ( \cpu_datapath|stage_EX|alumux1_out[25]~6_combout  ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|f~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|f~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|f~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \cpu_datapath|stage_EX|ALU|f~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N6
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[2]~4 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[2]~4 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[2]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|sreg_EX_MEM|alu[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \cpu_datapath|sreg_IF_ID|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \cpu_datapath|sreg_ID_EX|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y56_N63
arriaii_io_ibuf \data_rdata[28]~input (
	.i(data_rdata[28]),
	.ibar(gnd),
	.o(\data_rdata[28]~input_o ));
// synopsys translate_off
defparam \data_rdata[28]~input .bus_hold = "false";
defparam \data_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N27
dffeas \cpu_datapath|sreg_MEM_WB|data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y18_N94
arriaii_io_ibuf \inst_rdata[28]~input (
	.i(inst_rdata[28]),
	.ibar(gnd),
	.o(\inst_rdata[28]~input_o ));
// synopsys translate_off
defparam \inst_rdata[28]~input .bus_hold = "false";
defparam \inst_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \cpu_datapath|sreg_IF_ID|rdata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N34
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N35
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N33
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N19
dffeas \cpu_datapath|stage_ID|regfile|data[9][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \cpu_datapath|stage_ID|regfile|data[8][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \cpu_datapath|stage_ID|regfile|data[11][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \cpu_datapath|stage_ID|regfile|data[10][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~143 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~143_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][28]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[11][28]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][28]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[8][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[9][28]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[8][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[9][28]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][28]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[11][28]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][28]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~143 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~143 .lut_mask = 64'h33553355000FFF0F;
defparam \cpu_datapath|sreg_ID_EX|rs2~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N9
dffeas \cpu_datapath|stage_ID|regfile|data[13][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[12][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[15][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~144 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~144_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][28]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [20])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][28]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][28]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][28]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~144 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~144 .lut_mask = 64'h028A46CE139B57DF;
defparam \cpu_datapath|sreg_ID_EX|rs2~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N39
dffeas \cpu_datapath|stage_ID|regfile|data[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[3][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[7][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[5][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[6][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N7
dffeas \cpu_datapath|stage_ID|regfile|data[4][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~141 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~141_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][28]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[7][28]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][28]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][28]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][28]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[7][28]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][28]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~141 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~141 .lut_mask = 64'h0145236789CDABEF;
defparam \cpu_datapath|sreg_ID_EX|rs2~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~142 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~142_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][28]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~141_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][28]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][28]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][28]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~141_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][28]~q )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][28]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][28]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~141_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][28]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][28]~q ))))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][28]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~141_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][28]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][28]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][28]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[3][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][28]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~142 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~142 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu_datapath|sreg_ID_EX|rs2~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][28]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][28]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][28]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N21
dffeas \cpu_datapath|stage_ID|regfile|data[25][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N17
dffeas \cpu_datapath|stage_ID|regfile|data[17][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N1
dffeas \cpu_datapath|stage_ID|regfile|data[29][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N19
dffeas \cpu_datapath|stage_ID|regfile|data[21][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~137 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~137_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][28]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][28]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][28]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][28]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][28]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][28]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][28]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][28]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~137 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~137 .lut_mask = 64'h33553355000FFF0F;
defparam \cpu_datapath|sreg_ID_EX|rs2~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N13
dffeas \cpu_datapath|stage_ID|regfile|data[18][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N32
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[30][28]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[30][28]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[30][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][28]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[30][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[30][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y33_N33
dffeas \cpu_datapath|stage_ID|regfile|data[30][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[30][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N27
dffeas \cpu_datapath|stage_ID|regfile|data[26][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[22][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~138 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~138_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[30][28]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|sreg_IF_ID|rdata 
// [23] & ( \cpu_datapath|stage_ID|regfile|data[26][28]~q  ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[22][28]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[18][28]~q  ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][28]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][28]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[22][28]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~138 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~138 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu_datapath|sreg_ID_EX|rs2~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N29
dffeas \cpu_datapath|stage_ID|regfile|data[28][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N3
dffeas \cpu_datapath|stage_ID|regfile|data[16][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N1
dffeas \cpu_datapath|stage_ID|regfile|data[20][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N17
dffeas \cpu_datapath|stage_ID|regfile|data[24][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~136 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~136_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23]) # 
// (\cpu_datapath|stage_ID|regfile|data[16][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[28][28]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[24][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[16][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[28][28]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((\cpu_datapath|stage_ID|regfile|data[16][28]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[28][28]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[16][28]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][28]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][28]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][28]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~136 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~136 .lut_mask = 64'h30053F0530F53FF5;
defparam \cpu_datapath|sreg_ID_EX|rs2~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N39
dffeas \cpu_datapath|stage_ID|regfile|data[27][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \cpu_datapath|stage_ID|regfile|data[19][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[31][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[23][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~139 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~139_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][28]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][28]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][28]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[19][28]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[19][28]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][28]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][28]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~139 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~139 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~140 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~140_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~136_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~139_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # 
// (\cpu_datapath|sreg_ID_EX|rs2~137_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_ID_EX|rs2~138_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~136_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~139_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~137_combout  & (\cpu_datapath|sreg_IF_ID|rdata [20]))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_ID_EX|rs2~138_combout 
// ) # (\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~136_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~139_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # 
// (\cpu_datapath|sreg_ID_EX|rs2~137_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~138_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~136_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~139_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~137_combout  & (\cpu_datapath|sreg_IF_ID|rdata [20]))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// \cpu_datapath|sreg_ID_EX|rs2~138_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~137_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~138_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~136_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~140 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~140 .lut_mask = 64'h0252A2F20757A7F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~145 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~145_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~142_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~140_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~143_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~144_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~142_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~140_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~143_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~144_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~142_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~140_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~143_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~144_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~142_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~140_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~143_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~144_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~143_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~144_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~142_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~145 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~145 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu_datapath|sreg_ID_EX|rs2~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N33
dffeas \cpu_datapath|sreg_ID_EX|rs2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|Equal0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Equal0~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Equal0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Equal0~0 .lut_mask = 64'h00000000CC00CC00;
defparam \cpu_datapath|stage_EX|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector3~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector3~0_combout  = ( \cpu_datapath|stage_EX|Equal0~0_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [8] ) ) # ( !\cpu_datapath|stage_EX|Equal0~0_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector3~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector3~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu_datapath|stage_EX|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y26_N1
arriaii_io_ibuf \data_rdata[27]~input (
	.i(data_rdata[27]),
	.ibar(gnd),
	.o(\data_rdata[27]~input_o ));
// synopsys translate_off
defparam \data_rdata[27]~input .bus_hold = "false";
defparam \data_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N15
dffeas \cpu_datapath|sreg_MEM_WB|data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y56_N94
arriaii_io_ibuf \inst_rdata[27]~input (
	.i(inst_rdata[27]),
	.ibar(gnd),
	.o(\inst_rdata[27]~input_o ));
// synopsys translate_off
defparam \inst_rdata[27]~input .bus_hold = "false";
defparam \inst_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y30_N31
dffeas \cpu_datapath|sreg_IF_ID|rdata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N35
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N37
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  = ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( !\cpu_datapath|stage_EX|Selector28~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \cpu_datapath|sreg_IF_ID|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \cpu_datapath|sreg_ID_EX|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y25_N1
arriaii_io_ibuf \data_rdata[30]~input (
	.i(data_rdata[30]),
	.ibar(gnd),
	.o(\data_rdata[30]~input_o ));
// synopsys translate_off
defparam \data_rdata[30]~input .bus_hold = "false";
defparam \data_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y25_N19
dffeas \cpu_datapath|sreg_MEM_WB|data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N23
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N31
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y33_N1
arriaii_io_ibuf \data_rdata[19]~input (
	.i(data_rdata[19]),
	.ibar(gnd),
	.o(\data_rdata[19]~input_o ));
// synopsys translate_off
defparam \data_rdata[19]~input .bus_hold = "false";
defparam \data_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y26_N21
dffeas \cpu_datapath|sreg_MEM_WB|data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N35
dffeas \cpu_datapath|sreg_ID_EX|ctrl.j_imm[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N35
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N31
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[11][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[10][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N39
dffeas \cpu_datapath|stage_ID|regfile|data[9][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~183 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~183_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[8][19]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[11][19]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[9][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[8][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[11][19]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|stage_ID|regfile|data[8][19]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[11][19]~q  & (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[8][19]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[11][19]~q  & (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[11][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~183 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~183 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu_datapath|sreg_ID_EX|rs2~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[12][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \cpu_datapath|stage_ID|regfile|data[13][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \cpu_datapath|stage_ID|regfile|data[14][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N29
dffeas \cpu_datapath|stage_ID|regfile|data[15][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~184 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~184_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][19]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][19]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][19]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][19]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// (\cpu_datapath|stage_ID|regfile|data[13][19]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[13][19]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][19]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[15][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][19]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][19]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~184 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~184 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N13
dffeas \cpu_datapath|stage_ID|regfile|data[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N3
dffeas \cpu_datapath|stage_ID|regfile|data[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N21
dffeas \cpu_datapath|stage_ID|regfile|data[7][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \cpu_datapath|stage_ID|regfile|data[4][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N3
dffeas \cpu_datapath|stage_ID|regfile|data[5][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[6][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~181 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~181_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][19]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][19]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][19]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][19]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[4][19]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][19]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[4][19]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][19]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][19]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~181 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~181 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \cpu_datapath|sreg_ID_EX|rs2~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~182 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~182_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][19]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~181_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][19]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][19]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][19]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~181_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][19]~q ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][19]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][19]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~181_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][19]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][19]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][19]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~181_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][19]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][19]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][19]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][19]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~182 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~182 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu_datapath|sreg_ID_EX|rs2~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N39
dffeas \cpu_datapath|stage_ID|regfile|data[18][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N11
dffeas \cpu_datapath|stage_ID|regfile|data[30][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[22][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N39
dffeas \cpu_datapath|stage_ID|regfile|data[26][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~178 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~178_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[18][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[30][19]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][19]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[26][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[18][19]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[30][19]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[18][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[30][19]~q  & \cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[18][19]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[30][19]~q  & \cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][19]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][19]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~178 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~178 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu_datapath|sreg_ID_EX|rs2~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[29][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[25][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N37
dffeas \cpu_datapath|stage_ID|regfile|data[21][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N14
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][19]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][19]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][19]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[17][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[17][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~177 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~177_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][19]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][19]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[25][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][19]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[25][19]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[29][19]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][19]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[17][19]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[25][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[29][19]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[29][19]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][19]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~177 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~177 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs2~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N9
dffeas \cpu_datapath|stage_ID|regfile|data[28][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[16][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \cpu_datapath|stage_ID|regfile|data[24][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[20][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~176 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~176_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][19]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[28][19]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][19]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][19]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][19]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][19]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][19]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][19]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~176 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~176 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \cpu_datapath|sreg_ID_EX|rs2~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y32_N11
dffeas \cpu_datapath|stage_ID|regfile|data[19][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N32
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[27][19]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[27][19]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[27][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][19]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[27][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[27][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[27][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[27][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[31][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[23][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~179 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~179_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[31][19]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[31][19]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][19]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[27][19]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][19]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][19]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][19]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][19]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~179 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~179 .lut_mask = 64'h474747470033CCFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~179 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~180 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~180_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~176_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~179_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~178_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~177_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~176_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~179_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~178_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~177_combout 
// )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~176_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~179_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~178_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~177_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~176_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~179_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~178_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~177_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~178_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~177_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~176_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~180 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~180 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~185 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~185_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~182_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~180_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~183_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~184_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~182_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~180_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~183_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~184_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~182_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~180_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~183_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~184_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~182_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~180_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~183_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~184_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~183_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~184_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~182_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~185 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~185 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu_datapath|sreg_ID_EX|rs2~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \cpu_datapath|sreg_ID_EX|rs2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~8 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout  & \cpu_datapath|stage_EX|Selector29~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~8 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~6 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout  = ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & !\cpu_datapath|stage_EX|Selector31~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~6 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~6 .lut_mask = 64'h00000000F000F000;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~7 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~7 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~7 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~40 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~40_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ) # (\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~40 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~40 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector12~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector12~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])) # (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [19])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [19] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.j_imm [19]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector12~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector12~0 .lut_mask = 64'h00280028D7FFD7FF;
defparam \cpu_datapath|stage_EX|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~132 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~132_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & (\cpu_datapath|stage_EX|Selector12~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ((!\cpu_datapath|stage_EX|Selector12~0_combout ) # ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~40_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & (\cpu_datapath|stage_EX|Selector12~0_combout ))))) ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [19])) # (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2 [19]) # 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~40_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [19]))))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [19]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~40_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector12~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~132 .extended_lut = "on";
defparam \cpu_datapath|sreg_EX_MEM|alu~132 .lut_mask = 64'h484D484D7B4D7B4D;
defparam \cpu_datapath|sreg_EX_MEM|alu~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~181 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~181_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[7][1]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[7][1]~q  & \cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[5][1]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][1]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][1]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][1]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][1]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~181 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~181 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu_datapath|sreg_ID_EX|rs1~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~182 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~182_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][1]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][1]~q )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][1]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][1]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][1]~q )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][1]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][1]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~181_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][1]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~181_combout  & 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][1]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][1]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~181_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][1]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~182 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~182 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu_datapath|sreg_ID_EX|rs1~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~184 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~184_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|stage_ID|regfile|data[12][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[15][1]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][1]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[12][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[15][1]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|stage_ID|regfile|data[12][1]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[15][1]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[12][1]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[15][1]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][1]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[13][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~184 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~184 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \cpu_datapath|sreg_ID_EX|rs1~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~183 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~183_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[9][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[11][1]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][1]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[9][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[11][1]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[9][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[11][1]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][1]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[9][1]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[11][1]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[11][1]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~183 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~183 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu_datapath|sreg_ID_EX|rs1~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~179 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~179_combout  = ( \cpu_datapath|stage_ID|regfile|data[19][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[23][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[27][1]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[19][1]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[23][1]~q  & (\cpu_datapath|sreg_IF_ID|rdata [17]))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[27][1]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[19][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[23][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[27][1]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[19][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[23][1]~q  & (\cpu_datapath|sreg_IF_ID|rdata [17]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[27][1]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][1]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][1]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[19][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~179 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~179 .lut_mask = 64'h0434C4F40737C7F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~179 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~177 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~177_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][1]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][1]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][1]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[17][1]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[25][1]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # 
// (\cpu_datapath|stage_ID|regfile|data[17][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][1]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][1]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[29][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][1]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][1]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][1]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[29][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~177 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~177 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~176 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~176_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][1]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][1]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][1]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][1]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [17]))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[24][1]~q ) # (\cpu_datapath|sreg_IF_ID|rdata 
// [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[16][1]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[24][1]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][1]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][1]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][1]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][1]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][1]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][1]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[28][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~176 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~176 .lut_mask = 64'h40704C7C43734F7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~178 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~178_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[26][1]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][1]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][1]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[26][1]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][1]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[18][1]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][1]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[18][1]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][1]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][1]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[30][1]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][1]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~178 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~178 .lut_mask = 64'h330033FF550F550F;
defparam \cpu_datapath|sreg_ID_EX|rs1~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~180 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~180_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~178_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|sreg_ID_EX|rs1~179_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~178_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~176_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|sreg_ID_EX|rs1~177_combout )) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( !\cpu_datapath|sreg_ID_EX|rs1~178_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|sreg_ID_EX|rs1~179_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( !\cpu_datapath|sreg_ID_EX|rs1~178_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~176_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|sreg_ID_EX|rs1~177_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~179_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~177_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~176_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~180 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~180 .lut_mask = 64'h05AF111105AFBBBB;
defparam \cpu_datapath|sreg_ID_EX|rs1~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~185 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~185_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~183_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~180_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~182_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~184_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~183_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~180_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~182_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~184_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~183_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~180_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~182_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~184_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~183_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~180_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~182_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~184_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~182_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~184_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~183_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~185 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~185 .lut_mask = 64'h041526378C9DAEBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \cpu_datapath|sreg_ID_EX|rs1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[1]~17 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [1] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [1]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [1] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[1]~17 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[1]~17 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_datapath|stage_EX|alumux1_out[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \cpu_datapath|stage_ID|regfile|data[8][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N7
dffeas \cpu_datapath|stage_ID|regfile|data[9][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[11][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N5
dffeas \cpu_datapath|stage_ID|regfile|data[10][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~193 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~193_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][2]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[11][2]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][2]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[11][2]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][2]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][2]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][2]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][2]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][2]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][2]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[11][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][2]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~193 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~193 .lut_mask = 64'h53535353000FF0FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N25
dffeas \cpu_datapath|stage_ID|regfile|data[16][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N39
dffeas \cpu_datapath|stage_ID|regfile|data[24][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N27
dffeas \cpu_datapath|stage_ID|regfile|data[20][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[28][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~186 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~186_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|sreg_IF_ID|rdata [18])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [18])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][2]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[28][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~186 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~186 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N37
dffeas \cpu_datapath|stage_ID|regfile|data[30][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N21
dffeas \cpu_datapath|stage_ID|regfile|data[26][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N9
dffeas \cpu_datapath|stage_ID|regfile|data[22][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N19
dffeas \cpu_datapath|stage_ID|regfile|data[18][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~188 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~188_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][2]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[26][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][2]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[26][2]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[30][2]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][2]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[18][2]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[26][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[30][2]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][2]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][2]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[18][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~188 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~188 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs1~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N3
dffeas \cpu_datapath|stage_ID|regfile|data[17][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N31
dffeas \cpu_datapath|stage_ID|regfile|data[25][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N1
dffeas \cpu_datapath|stage_ID|regfile|data[21][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[29][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~187 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~187_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][2]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[25][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][2]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [17]))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[25][2]~q ) # (\cpu_datapath|sreg_IF_ID|rdata 
// [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[17][2]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[25][2]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[25][2]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][2]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[29][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~187 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~187 .lut_mask = 64'h20702A7A25752F7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[31][2]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[31][2]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector29~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[31][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][2]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[31][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[31][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N27
dffeas \cpu_datapath|stage_ID|regfile|data[31][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N31
dffeas \cpu_datapath|stage_ID|regfile|data[27][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[23][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[19][2]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[19][2]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector29~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[19][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][2]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[19][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[19][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[19][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~189 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~189_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[31][2]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[27][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] 
// & (\cpu_datapath|stage_ID|regfile|data[31][2]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[27][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[31][2]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[27][2]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[31][2]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][2]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~189 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~189 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu_datapath|sreg_ID_EX|rs1~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~190 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~190_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~189_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~188_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~189_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~186_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~187_combout 
// ))) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( !\cpu_datapath|sreg_ID_EX|rs1~189_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|sreg_ID_EX|rs1~188_combout ) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~189_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~186_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~187_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~186_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~188_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~187_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~190 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~190 .lut_mask = 64'h44770C0C44773F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N19
dffeas \cpu_datapath|stage_ID|regfile|data[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N13
dffeas \cpu_datapath|stage_ID|regfile|data[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N31
dffeas \cpu_datapath|stage_ID|regfile|data[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \cpu_datapath|stage_ID|regfile|data[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~191 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~191_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][2]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[5][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] 
// & (\cpu_datapath|stage_ID|regfile|data[7][2]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[5][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][2]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[5][2]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][2]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][2]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~191 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~191 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \cpu_datapath|sreg_ID_EX|rs1~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N39
dffeas \cpu_datapath|stage_ID|regfile|data[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~192 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~192_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~191_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][2]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & \cpu_datapath|sreg_ID_EX|rs1~191_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )) # 
// (\cpu_datapath|stage_ID|regfile|data[1][2]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~191_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][2]~q  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][2]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~191_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][2]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][2]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~191_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~192 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~192 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \cpu_datapath|stage_ID|regfile|data[15][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N25
dffeas \cpu_datapath|stage_ID|regfile|data[13][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[12][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~194 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~194_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[15][2]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[13][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] 
// & (\cpu_datapath|stage_ID|regfile|data[15][2]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[13][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[15][2]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[13][2]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[15][2]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][2]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][2]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~194 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~194 .lut_mask = 64'h051105BBAF11AFBB;
defparam \cpu_datapath|sreg_ID_EX|rs1~194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~195 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~195_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~192_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~194_combout  & ( ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~190_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~193_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~192_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~194_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~190_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~193_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~192_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~194_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~190_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~193_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~192_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~194_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~190_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~193_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~193_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~190_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~192_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~195 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~195 .lut_mask = 64'h04C434F407C737F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \cpu_datapath|sreg_ID_EX|rs1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N0
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~1 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~1_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [2] ) + ( VCC ) + ( !VCC ))
// \cpu_datapath|stage_IF|Add0~2  = CARRY(( \cpu_datapath|stage_IF|PC|data [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~1_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \cpu_datapath|stage_IF|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N10
arriaii_lcell_comb \cpu_datapath|stage_IF|PC|data[24]~2 (
// Equation(s):
// \cpu_datapath|stage_IF|PC|data[24]~2_combout  = ( \inst_resp~input_o  ) # ( !\inst_resp~input_o  & ( (((\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2] & \cpu_datapath|sreg_EX_MEM|Equal3~0_combout )) # (\cpu_datapath|sreg_EX_MEM|br_en~q )) # (\rst~input_o ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|br_en~q ),
	.datae(gnd),
	.dataf(!\inst_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[24]~2 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|PC|data[24]~2 .lut_mask = 64'h37FF37FFFFFFFFFF;
defparam \cpu_datapath|stage_IF|PC|data[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \cpu_datapath|stage_IF|PC|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~1_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \cpu_datapath|sreg_IF_ID|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \cpu_datapath|sreg_ID_EX|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[2]~18 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[2]~18_combout  = ( \cpu_datapath|sreg_ID_EX|pc [2] & ( (\cpu_datapath|sreg_ID_EX|rs1 [2]) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) ) # ( !\cpu_datapath|sreg_ID_EX|pc [2] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|rs1 [2]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[2]~18 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[2]~18 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cpu_datapath|stage_EX|alumux1_out[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N2
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~5 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~5_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [3] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~2  ))
// \cpu_datapath|stage_IF|Add0~6  = CARRY(( \cpu_datapath|stage_IF|PC|data [3] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~5_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~5 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N0
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector22~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector22~0_combout  = ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector22~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector22~0 .lut_mask = 64'h3F3F3F3F00000000;
defparam \cpu_datapath|stage_WB|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector22~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector22~1_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector22~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector22~1 .lut_mask = 64'hC0C0C0C0F0F0F0F0;
defparam \cpu_datapath|stage_WB|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector22~2 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector22~2_combout  = ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|stage_WB|Selector24~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [9]))) # 
// (\cpu_datapath|stage_WB|Selector24~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [25]))) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((!\cpu_datapath|stage_WB|Selector24~0_combout  & 
// ((\cpu_datapath|sreg_MEM_WB|data [9]))) # (\cpu_datapath|stage_WB|Selector24~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [25])))) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [25]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [9]),
	.datac(!\cpu_datapath|stage_WB|Selector24~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datae(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector22~2 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector22~2 .lut_mask = 64'h0035FF350035FF35;
defparam \cpu_datapath|stage_WB|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N14
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~29 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~29_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [9] ) + ( \cpu_datapath|stage_WB|Add0~26  ))
// \cpu_datapath|stage_WB|Add0~30  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [9] ) + ( \cpu_datapath|stage_WB|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [9]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~29_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~29 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y36_N32
arriaii_io_ibuf \data_rdata[12]~input (
	.i(data_rdata[12]),
	.ibar(gnd),
	.o(\data_rdata[12]~input_o ));
// synopsys translate_off
defparam \data_rdata[12]~input .bus_hold = "false";
defparam \data_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \cpu_datapath|sreg_MEM_WB|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector19~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector19~1_combout  = (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & ((!\cpu_datapath|stage_WB|Selector24~0_combout ) # (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1])))

	.dataa(!\cpu_datapath|stage_WB|Selector24~0_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector19~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector19~1 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \cpu_datapath|stage_WB|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \cpu_datapath|sreg_IF_ID|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \cpu_datapath|sreg_ID_EX|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y28_N1
arriaii_io_ibuf \data_rdata[26]~input (
	.i(data_rdata[26]),
	.ibar(gnd),
	.o(\data_rdata[26]~input_o ));
// synopsys translate_off
defparam \data_rdata[26]~input .bus_hold = "false";
defparam \data_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N13
dffeas \cpu_datapath|sreg_MEM_WB|data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
arriaii_io_ibuf \inst_rdata[26]~input (
	.i(inst_rdata[26]),
	.ibar(gnd),
	.o(\inst_rdata[26]~input_o ));
// synopsys translate_off
defparam \inst_rdata[26]~input .bus_hold = "false";
defparam \inst_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \cpu_datapath|sreg_IF_ID|rdata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N17
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N21
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N24
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[16][26]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[16][26]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[16][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][26]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[16][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[16][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[16][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[16][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N39
dffeas \cpu_datapath|stage_ID|regfile|data[24][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[28][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[20][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~126 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~126_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][26]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][26]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[24][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][26]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[16][26]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[16][26]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][26]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][26]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~126 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~126 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu_datapath|sreg_ID_EX|rs2~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[26][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[30][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[22][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N39
dffeas \cpu_datapath|stage_ID|regfile|data[18][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~128 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~128_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][26]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[26][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[30][26]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][26]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][26]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[26][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23] & 
// \cpu_datapath|stage_ID|regfile|data[30][26]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][26]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[26][26]~q  & 
// (\cpu_datapath|sreg_IF_ID|rdata [23]))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[30][26]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][26]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[18][26]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[26][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[30][26]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][26]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[30][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][26]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[18][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~128 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~128 .lut_mask = 64'h02075257A2A7F2F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][26]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][26]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][26]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[25][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N38
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][26]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][26]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][26]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[17][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N39
dffeas \cpu_datapath|stage_ID|regfile|data[17][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[29][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[21][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~127 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~127_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[29][26]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][26]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][26]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][26]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][26]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[29][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~127 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~127 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[19][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[31][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[23][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N7
dffeas \cpu_datapath|stage_ID|regfile|data[27][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~129 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~129_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][26]~q  & ( \cpu_datapath|stage_ID|regfile|data[27][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[19][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[31][26]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][26]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[27][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][26]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[31][26]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][26]~q  & ( !\cpu_datapath|stage_ID|regfile|data[27][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[19][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[31][26]~q  & \cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][26]~q  & ( !\cpu_datapath|stage_ID|regfile|data[27][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][26]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[31][26]~q  & \cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][26]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][26]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[27][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~129 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~129 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu_datapath|sreg_ID_EX|rs2~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~130 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~130_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~129_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~128_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~129_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~126_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~127_combout 
// ))) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~129_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~128_combout ) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~129_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~126_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~127_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~126_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~128_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~127_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~130 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~130 .lut_mask = 64'h22770A0A22775F5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[3][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[1][26]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[1][26]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][26]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[7][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N17
dffeas \cpu_datapath|stage_ID|regfile|data[4][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[5][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[6][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~131 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~131_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[7][26]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[5][26]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][26]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][26]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~131 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~131 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N19
dffeas \cpu_datapath|stage_ID|regfile|data[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~132 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~132_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][26]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][26]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[3][26]~q  & \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][26]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~131_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][26]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][26]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~131_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][26]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][26]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~131_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][26]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~132 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~132 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N39
dffeas \cpu_datapath|stage_ID|regfile|data[9][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \cpu_datapath|stage_ID|regfile|data[11][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N37
dffeas \cpu_datapath|stage_ID|regfile|data[8][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N37
dffeas \cpu_datapath|stage_ID|regfile|data[10][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~133 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~133_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[11][26]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[8][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[9][26]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[8][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[9][26]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[11][26]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][26]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~133 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~133 .lut_mask = 64'h0F550F550033FF33;
defparam \cpu_datapath|sreg_ID_EX|rs2~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N3
dffeas \cpu_datapath|stage_ID|regfile|data[12][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[13][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \cpu_datapath|stage_ID|regfile|data[14][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~134 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~134_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[15][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[15][26]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][26]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][26]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][26]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][26]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~134 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~134 .lut_mask = 64'h272727270055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~135 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~135_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~133_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~134_combout  & ( ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~130_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~132_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~133_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~134_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~130_combout  & (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~132_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~133_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~134_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2~130_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~132_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~133_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~134_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~130_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~132_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~130_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~132_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~133_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~135 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~135 .lut_mask = 64'h40704C7C43734F7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \cpu_datapath|sreg_ID_EX|rs2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector5~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector5~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]) # (((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector5~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector5~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \cpu_datapath|stage_EX|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector5~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector5~1_combout  = ( \cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|stage_EX|Selector5~0_combout  & ( \cpu_datapath|sreg_ID_EX|rs2 [26] ) ) ) # ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( 
// \cpu_datapath|stage_EX|Selector5~0_combout  ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout  & ( !\cpu_datapath|stage_EX|Selector5~0_combout  & ( \cpu_datapath|sreg_ID_EX|rs2 [26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [26]),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector5~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector5~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu_datapath|stage_EX|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|f~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|f~3_combout  = ( \cpu_datapath|stage_EX|Selector5~1_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  ) ) # ( !\cpu_datapath|stage_EX|Selector5~1_combout  & ( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|f~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|f~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|f~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \cpu_datapath|stage_EX|ALU|f~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[26]~89 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[26]~89_combout  = ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( !\cpu_datapath|stage_EX|Selector27~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[26]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~89 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~89 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y20_N30
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[26]~90 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[26]~90_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[26]~89_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[26]~89_combout  & ( 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[26]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~90 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~90 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~90 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y46_N94
arriaii_io_ibuf \data_rdata[29]~input (
	.i(data_rdata[29]),
	.ibar(gnd),
	.o(\data_rdata[29]~input_o ));
// synopsys translate_off
defparam \data_rdata[29]~input .bus_hold = "false";
defparam \data_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N32
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|data[29]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|data[29]~feeder_combout  = ( \data_rdata[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_rdata[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[29]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|data[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y26_N33
dffeas \cpu_datapath|sreg_MEM_WB|data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N94
arriaii_io_ibuf \inst_rdata[29]~input (
	.i(inst_rdata[29]),
	.ibar(gnd),
	.o(\inst_rdata[29]~input_o ));
// synopsys translate_off
defparam \inst_rdata[29]~input .bus_hold = "false";
defparam \inst_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y24_N39
dffeas \cpu_datapath|sreg_IF_ID|rdata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_rdata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|rdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|rdata[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|rdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N33
dffeas \cpu_datapath|sreg_ID_EX|ctrl.b_imm[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.b_imm[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N18
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|ctrl.u_imm [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout  = ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout )) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[30]~2_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[30]~2_combout 
// ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~1 .lut_mask = 64'h5300530053FF53FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~24 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout  & ( (!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & \cpu_datapath|stage_EX|alumux1_out[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~24 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~24 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[2]~5 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  = ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])) ) ) # ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[2]~5 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[2]~5 .lut_mask = 64'h00F000F00CF00CF0;
defparam \cpu_datapath|sreg_EX_MEM|alu[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  = ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[30]~2_combout 
// ) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & !\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[28]~3_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[28]~3_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~0 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~14 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout 
// ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & \cpu_datapath|stage_EX|alumux1_out[31]~1_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~14 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~14 .lut_mask = 64'h050527278D8DAFAF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~7 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout  = ( \cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~7 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~7 .lut_mask = 64'h00000000C0C0C0C0;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N10
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|alu[5]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|alu[5]~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|alu [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|alu[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[5]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|alu[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|alu[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \cpu_datapath|sreg_MEM_WB|alu[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|alu[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y7_N63
arriaii_io_ibuf \data_rdata[5]~input (
	.i(data_rdata[5]),
	.ibar(gnd),
	.o(\data_rdata[5]~input_o ));
// synopsys translate_off
defparam \data_rdata[5]~input .bus_hold = "false";
defparam \data_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y25_N17
dffeas \cpu_datapath|sreg_MEM_WB|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y34_N1
arriaii_io_ibuf \data_rdata[13]~input (
	.i(data_rdata[13]),
	.ibar(gnd),
	.o(\data_rdata[13]~input_o ));
// synopsys translate_off
defparam \data_rdata[13]~input .bus_hold = "false";
defparam \data_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \cpu_datapath|sreg_MEM_WB|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N4
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~9 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~9_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [4] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~6  ))
// \cpu_datapath|stage_IF|Add0~10  = CARRY(( \cpu_datapath|stage_IF|PC|data [4] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~9_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~9 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \cpu_datapath|stage_IF|PC|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~9_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \cpu_datapath|sreg_IF_ID|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \cpu_datapath|sreg_ID_EX|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N33
dffeas \cpu_datapath|sreg_EX_MEM|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \cpu_datapath|sreg_MEM_WB|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[3]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[3]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[3]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \cpu_datapath|sreg_EX_MEM|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N3
dffeas \cpu_datapath|sreg_MEM_WB|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[2]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[2]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[2]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \cpu_datapath|sreg_EX_MEM|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N29
dffeas \cpu_datapath|sreg_MEM_WB|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N0
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~1_sumout  = SUM(( VCC ) + ( \cpu_datapath|sreg_MEM_WB|pc [2] ) + ( !VCC ))
// \cpu_datapath|stage_WB|Add0~2  = CARRY(( VCC ) + ( \cpu_datapath|sreg_MEM_WB|pc [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~1_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \cpu_datapath|stage_WB|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N2
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~5 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~5_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [3] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~2  ))
// \cpu_datapath|stage_WB|Add0~6  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [3] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~5_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~5 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N4
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~9 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~9_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [4] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~6  ))
// \cpu_datapath|stage_WB|Add0~10  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [4] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~9_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~9 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~13 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~13_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [5] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~10  ))
// \cpu_datapath|stage_WB|Add0~14  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [5] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~13_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~13 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N4
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector26~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector26~0_combout  = ( \cpu_datapath|sreg_MEM_WB|data [13] & ( \cpu_datapath|stage_WB|Add0~13_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (((\cpu_datapath|stage_WB|Selector30~1_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|data [21])))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~1_combout )) # (\cpu_datapath|sreg_MEM_WB|data [29]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [13] & ( 
// \cpu_datapath|stage_WB|Add0~13_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (((\cpu_datapath|sreg_MEM_WB|data [21] & !\cpu_datapath|stage_WB|Selector30~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & 
// (((!\cpu_datapath|stage_WB|Selector30~1_combout )) # (\cpu_datapath|sreg_MEM_WB|data [29]))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [13] & ( !\cpu_datapath|stage_WB|Add0~13_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & 
// (((\cpu_datapath|stage_WB|Selector30~1_combout ) # (\cpu_datapath|sreg_MEM_WB|data [21])))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [29] & ((\cpu_datapath|stage_WB|Selector30~1_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|data [13] & ( !\cpu_datapath|stage_WB|Add0~13_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (((\cpu_datapath|sreg_MEM_WB|data [21] & !\cpu_datapath|stage_WB|Selector30~1_combout )))) # 
// (\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [29] & ((\cpu_datapath|stage_WB|Selector30~1_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector30~0_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [29]),
	.datac(!\cpu_datapath|sreg_MEM_WB|data [21]),
	.datad(!\cpu_datapath|stage_WB|Selector30~1_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [13]),
	.dataf(!\cpu_datapath|stage_WB|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector26~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector26~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \cpu_datapath|stage_WB|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N34
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector26~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector26~1_combout  = ( \cpu_datapath|stage_WB|Selector26~0_combout  & ( \cpu_datapath|stage_WB|Selector30~3_combout  & ( (\cpu_datapath|sreg_MEM_WB|alu [5] & \cpu_datapath|stage_WB|Selector30~4_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_WB|Selector26~0_combout  & ( \cpu_datapath|stage_WB|Selector30~3_combout  & ( (\cpu_datapath|sreg_MEM_WB|alu [5] & \cpu_datapath|stage_WB|Selector30~4_combout ) ) ) ) # ( \cpu_datapath|stage_WB|Selector26~0_combout  & ( 
// !\cpu_datapath|stage_WB|Selector30~3_combout  & ( (!\cpu_datapath|stage_WB|Selector30~4_combout ) # (\cpu_datapath|sreg_MEM_WB|data [5]) ) ) ) # ( !\cpu_datapath|stage_WB|Selector26~0_combout  & ( !\cpu_datapath|stage_WB|Selector30~3_combout  & ( 
// (\cpu_datapath|stage_WB|Selector30~4_combout  & \cpu_datapath|sreg_MEM_WB|data [5]) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|alu [5]),
	.datac(!\cpu_datapath|stage_WB|Selector30~4_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [5]),
	.datae(!\cpu_datapath|stage_WB|Selector26~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector26~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector26~1 .lut_mask = 64'h000FF0FF03030303;
defparam \cpu_datapath|stage_WB|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N39
dffeas \cpu_datapath|stage_ID|regfile|data[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \cpu_datapath|stage_ID|regfile|data[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N19
dffeas \cpu_datapath|stage_ID|regfile|data[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~221 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~221_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[4][5]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16]))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((\cpu_datapath|stage_ID|regfile|data[7][5]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][5]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata 
// [16]) # ((\cpu_datapath|stage_ID|regfile|data[7][5]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[4][5]~q 
// )) # (\cpu_datapath|sreg_IF_ID|rdata [16]))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][5]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[5][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & (\cpu_datapath|stage_ID|regfile|data[7][5]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[7][5]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][5]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~221 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~221 .lut_mask = 64'h018923AB45CD67EF;
defparam \cpu_datapath|sreg_ID_EX|rs1~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y29_N29
dffeas \cpu_datapath|stage_ID|regfile|data[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~222 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~222_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][5]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][5]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][5]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][5]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][5]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~221_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][5]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][5]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~221_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][5]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][5]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~221_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][5]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~222 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~222 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N33
dffeas \cpu_datapath|stage_ID|regfile|data[8][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \cpu_datapath|stage_ID|regfile|data[10][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \cpu_datapath|stage_ID|regfile|data[9][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \cpu_datapath|stage_ID|regfile|data[11][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~223 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~223_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[9][5]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][5]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][5]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[10][5]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][5]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][5]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][5]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][5]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~223 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~223 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \cpu_datapath|stage_ID|regfile|data[16][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N23
dffeas \cpu_datapath|stage_ID|regfile|data[20][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N29
dffeas \cpu_datapath|stage_ID|regfile|data[28][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N35
dffeas \cpu_datapath|stage_ID|regfile|data[24][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~216 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~216_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][5]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][5]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][5]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[16][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[20][5]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][5]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[20][5]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][5]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[24][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[20][5]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][5]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][5]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~216 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~216 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[23][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N7
dffeas \cpu_datapath|stage_ID|regfile|data[27][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N39
dffeas \cpu_datapath|stage_ID|regfile|data[19][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N17
dffeas \cpu_datapath|stage_ID|regfile|data[31][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~219 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~219_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[27][5]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[27][5]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][5]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][5]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[23][5]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][5]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][5]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][5]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~219 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~219 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[26][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N7
dffeas \cpu_datapath|stage_ID|regfile|data[18][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[30][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[22][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~218 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~218_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[26][5]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[26][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][5]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[18][5]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[18][5]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][5]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[30][5]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][5]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~218 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~218 .lut_mask = 64'h330033FF550F550F;
defparam \cpu_datapath|sreg_ID_EX|rs1~218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[17][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N25
dffeas \cpu_datapath|stage_ID|regfile|data[21][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[29][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N9
dffeas \cpu_datapath|stage_ID|regfile|data[25][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~217 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~217_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][5]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[21][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[17][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[21][5]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][5]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][5]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][5]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[21][5]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][5]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[21][5]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~217 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~217 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~220 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~220_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~218_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~217_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # 
// (\cpu_datapath|sreg_ID_EX|rs1~216_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|sreg_ID_EX|rs1~219_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~218_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~217_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~216_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) 
// # (\cpu_datapath|sreg_ID_EX|rs1~219_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~218_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~217_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # 
// (\cpu_datapath|sreg_ID_EX|rs1~216_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~219_combout  & \cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~218_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~217_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~216_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|sreg_ID_EX|rs1~219_combout  & \cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~216_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~219_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~218_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~220 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~220 .lut_mask = 64'h440344CF770377CF;
defparam \cpu_datapath|sreg_ID_EX|rs1~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[15][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[12][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N3
dffeas \cpu_datapath|stage_ID|regfile|data[13][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \cpu_datapath|stage_ID|regfile|data[14][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~224 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~224_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// (\cpu_datapath|stage_ID|regfile|data[12][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[15][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][5]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[12][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[15][5]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|stage_ID|regfile|data[12][5]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[15][5]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[12][5]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][5]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][5]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][5]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~224 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~224 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \cpu_datapath|sreg_ID_EX|rs1~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~225 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~225_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~224_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~222_combout ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~224_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~220_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~223_combout )) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~224_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & \cpu_datapath|sreg_ID_EX|rs1~222_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~224_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~220_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~223_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~222_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~223_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~220_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~225 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~225 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu_datapath|sreg_ID_EX|rs1~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N29
dffeas \cpu_datapath|sreg_ID_EX|rs1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[5]~21 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [5] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [5]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [5] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [5]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [5]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[5]~21 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[5]~21 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu_datapath|stage_EX|alumux1_out[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~17 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  = ( \cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout  & 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~17 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~17 .lut_mask = 64'h270027AA275527FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N35
dffeas \cpu_datapath|stage_ID|regfile|data[12][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \cpu_datapath|stage_ID|regfile|data[15][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \cpu_datapath|stage_ID|regfile|data[14][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[13][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~214 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~214_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[15][4]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][4]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[12][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|stage_ID|regfile|data[15][4]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[12][4]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[15][4]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][4]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[15][4]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][4]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][4]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~214 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~214 .lut_mask = 64'h4403770344CF77CF;
defparam \cpu_datapath|sreg_ID_EX|rs1~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N13
dffeas \cpu_datapath|stage_ID|regfile|data[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N33
dffeas \cpu_datapath|stage_ID|regfile|data[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N35
dffeas \cpu_datapath|stage_ID|regfile|data[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N21
dffeas \cpu_datapath|stage_ID|regfile|data[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N33
dffeas \cpu_datapath|stage_ID|regfile|data[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~211 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~211_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[7][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[7][4]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[5][4]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][4]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][4]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[7][4]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][4]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~211 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~211 .lut_mask = 64'h447744770303CFCF;
defparam \cpu_datapath|sreg_ID_EX|rs1~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~212 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~212_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][4]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~211_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][4]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][4]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][4]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~211_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][4]~q ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][4]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][4]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~211_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][4]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][4]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][4]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~211_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][4]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][4]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][4]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][4]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][4]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~212 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~212 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[11][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[8][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N27
dffeas \cpu_datapath|stage_ID|regfile|data[10][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~213 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~213_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[11][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[11][4]~q  & \cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][4]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[9][4]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[11][4]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~213 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~213 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs1~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N15
dffeas \cpu_datapath|stage_ID|regfile|data[25][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N25
dffeas \cpu_datapath|stage_ID|regfile|data[17][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N9
dffeas \cpu_datapath|stage_ID|regfile|data[29][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N13
dffeas \cpu_datapath|stage_ID|regfile|data[21][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~207 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~207_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[29][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[29][4]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][4]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][4]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][4]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[29][4]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~207 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~207 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~207 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N3
dffeas \cpu_datapath|stage_ID|regfile|data[24][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N29
dffeas \cpu_datapath|stage_ID|regfile|data[16][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \cpu_datapath|stage_ID|regfile|data[28][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N13
dffeas \cpu_datapath|stage_ID|regfile|data[20][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~206 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~206_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[28][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[28][4]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[24][4]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[24][4]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][4]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][4]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~206 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~206 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[27][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[31][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N1
dffeas \cpu_datapath|stage_ID|regfile|data[23][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N3
dffeas \cpu_datapath|stage_ID|regfile|data[19][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~209 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~209_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[27][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[31][4]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][4]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[27][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[31][4]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[27][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[31][4]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][4]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[27][4]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[31][4]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][4]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~209 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~209 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu_datapath|sreg_ID_EX|rs1~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N33
dffeas \cpu_datapath|stage_ID|regfile|data[30][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N35
dffeas \cpu_datapath|stage_ID|regfile|data[26][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N15
dffeas \cpu_datapath|stage_ID|regfile|data[22][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[18][4]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[18][4]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][4]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y32_N27
dffeas \cpu_datapath|stage_ID|regfile|data[18][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~208 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~208_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][4]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][4]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[26][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] 
// & (\cpu_datapath|stage_ID|regfile|data[30][4]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[26][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][4]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][4]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[26][4]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][4]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][4]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][4]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][4]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[18][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~208 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~208 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~210 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~210_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~209_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~208_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~206_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~207_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~209_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~208_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~206_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~207_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [16]))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~209_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~208_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|sreg_ID_EX|rs1~206_combout )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|sreg_ID_EX|rs1~207_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~209_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~208_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~206_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~207_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~207_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~206_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~209_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~210 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~210 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~215 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~215_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~213_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~210_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~212_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~214_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~213_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~210_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~212_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~214_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~213_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~210_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1~212_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~214_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~213_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~210_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~212_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~214_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~214_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~212_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~213_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~215 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~215 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \cpu_datapath|sreg_ID_EX|rs1~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \cpu_datapath|sreg_ID_EX|rs1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[4]~20 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [4] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [4]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [4] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [4]) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|pc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[4]~20 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[4]~20 .lut_mask = 64'h11111111BBBBBBBB;
defparam \cpu_datapath|stage_EX|alumux1_out[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~8 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector30~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[2]~18_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout 
// ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & (!\cpu_datapath|stage_EX|Selector30~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[2]~18_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & (!\cpu_datapath|stage_EX|Selector30~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~8 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~8 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~18 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout )) ) ) ) # 
// ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~18 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~18 .lut_mask = 64'h0030C0F00C3CCCFC;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \cpu_datapath|stage_ID|regfile|data[11][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \cpu_datapath|stage_ID|regfile|data[10][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \cpu_datapath|stage_ID|regfile|data[8][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~293 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~293_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[9][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][8]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[9][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20] & 
// \cpu_datapath|stage_ID|regfile|data[11][8]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][8]~q  & 
// (\cpu_datapath|sreg_IF_ID|rdata [20]))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][8]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][8]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[11][8]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][8]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[11][8]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~293 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~293 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N39
dffeas \cpu_datapath|stage_ID|regfile|data[12][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \cpu_datapath|stage_ID|regfile|data[15][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N37
dffeas \cpu_datapath|stage_ID|regfile|data[14][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N35
dffeas \cpu_datapath|stage_ID|regfile|data[13][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~294 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~294_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[12][8]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21]))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((\cpu_datapath|stage_ID|regfile|data[15][8]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][8]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[12][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata 
// [21]) # ((\cpu_datapath|stage_ID|regfile|data[15][8]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|stage_ID|regfile|data[12][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][8]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[12][8]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][8]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][8]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][8]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[13][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~294 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~294 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N5
dffeas \cpu_datapath|stage_ID|regfile|data[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N13
dffeas \cpu_datapath|stage_ID|regfile|data[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N19
dffeas \cpu_datapath|stage_ID|regfile|data[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~291 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~291_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][8]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][8]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][8]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][8]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][8]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][8]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[4][8]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][8]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[4][8]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][8]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][8]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][8]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~291 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~291 .lut_mask = 64'h330033FF0F550F55;
defparam \cpu_datapath|sreg_ID_EX|rs2~291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N7
dffeas \cpu_datapath|stage_ID|regfile|data[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~292 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~292_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][8]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][8]~q )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][8]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][8]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][8]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][8]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][8]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ) # (\cpu_datapath|sreg_ID_EX|rs2~291_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][8]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~291_combout  & 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][8]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~291_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][8]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~292 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~292 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu_datapath|sreg_ID_EX|rs2~292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[18][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[30][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[22][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[26][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~288 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~288_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[30][8]~q ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[18][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][8]~q ))) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( !\cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( (\cpu_datapath|stage_ID|regfile|data[30][8]~q  & \cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( !\cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[18][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][8]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][8]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[22][8]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~288 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~288 .lut_mask = 64'h505F0303505FF3F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N31
dffeas \cpu_datapath|stage_ID|regfile|data[23][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[27][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[19][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \cpu_datapath|stage_ID|regfile|data[31][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~289 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~289_combout  = ( \cpu_datapath|stage_ID|regfile|data[19][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[23][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[27][8]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[19][8]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[23][8]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata 
// [22]) # (\cpu_datapath|stage_ID|regfile|data[27][8]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[19][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[23][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[27][8]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[19][8]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[23][8]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|stage_ID|regfile|data[27][8]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][8]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][8]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[19][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[31][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~289 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~289 .lut_mask = 64'h0344CF440377CF77;
defparam \cpu_datapath|sreg_ID_EX|rs2~289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N39
dffeas \cpu_datapath|stage_ID|regfile|data[24][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N37
dffeas \cpu_datapath|stage_ID|regfile|data[16][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N25
dffeas \cpu_datapath|stage_ID|regfile|data[28][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N31
dffeas \cpu_datapath|stage_ID|regfile|data[20][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~286 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~286_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][8]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][8]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][8]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][8]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[24][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][8]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][8]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[16][8]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][8]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[16][8]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][8]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][8]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][8]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~286 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~286 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \cpu_datapath|stage_ID|regfile|data[29][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[25][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[21][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N39
dffeas \cpu_datapath|stage_ID|regfile|data[17][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~287 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~287_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][8]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[25][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] 
// & (\cpu_datapath|stage_ID|regfile|data[29][8]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[25][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][8]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[25][8]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][8]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][8]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][8]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~287 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~287 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \cpu_datapath|sreg_ID_EX|rs2~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~290 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~290_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~286_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~287_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~288_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~289_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~286_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~287_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~288_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~289_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~286_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~287_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (!\cpu_datapath|sreg_IF_ID|rdata [20])) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~288_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~289_combout ))))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~286_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~287_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~288_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & ((\cpu_datapath|sreg_ID_EX|rs2~289_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~288_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~289_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~286_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~290 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~290 .lut_mask = 64'h04158C9D2637AEBF;
defparam \cpu_datapath|sreg_ID_EX|rs2~290 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~295 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~295_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~292_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~290_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~293_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~294_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~292_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~290_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs2~293_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~294_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~292_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~290_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~293_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs2~294_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~292_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~290_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~293_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~294_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~293_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~294_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~292_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~295 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~295 .lut_mask = 64'h00530F53F053FF53;
defparam \cpu_datapath|sreg_ID_EX|rs2~295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \cpu_datapath|sreg_ID_EX|rs2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector23~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector23~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|rs2 [8])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8]))))) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [8] ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [8]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector23~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector23~0 .lut_mask = 64'h3333333335333533;
defparam \cpu_datapath|stage_EX|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[12][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N27
dffeas \cpu_datapath|stage_ID|regfile|data[15][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N31
dffeas \cpu_datapath|stage_ID|regfile|data[13][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~304 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~304_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[15][7]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[15][7]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][7]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][7]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][7]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][7]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][7]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[13][7]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][7]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~304 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~304 .lut_mask = 64'h227722770505AFAF;
defparam \cpu_datapath|sreg_ID_EX|rs2~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \cpu_datapath|stage_ID|regfile|data[8][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \cpu_datapath|stage_ID|regfile|data[11][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \cpu_datapath|stage_ID|regfile|data[10][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \cpu_datapath|stage_ID|regfile|data[9][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~303 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~303_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[8][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[11][7]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][7]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[9][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][7]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata 
// [21]) # (\cpu_datapath|stage_ID|regfile|data[11][7]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[8][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[11][7]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][7]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[9][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][7]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|stage_ID|regfile|data[11][7]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][7]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[11][7]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~303 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~303 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu_datapath|sreg_ID_EX|rs2~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[16][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[28][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \cpu_datapath|stage_ID|regfile|data[24][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[20][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~296 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~296_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][7]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[28][7]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][7]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][7]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][7]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][7]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][7]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[28][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][7]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][7]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~296 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~296 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu_datapath|sreg_ID_EX|rs2~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \cpu_datapath|stage_ID|regfile|data[19][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[31][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[27][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N37
dffeas \cpu_datapath|stage_ID|regfile|data[23][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~299 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~299_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][7]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][7]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][7]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[19][7]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[19][7]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][7]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][7]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][7]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][7]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~299 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~299 .lut_mask = 64'h4444777703CF03CF;
defparam \cpu_datapath|sreg_ID_EX|rs2~299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[30][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[22][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \cpu_datapath|stage_ID|regfile|data[18][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[26][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~298 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~298_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[30][7]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|sreg_IF_ID|rdata 
// [23] & ( \cpu_datapath|stage_ID|regfile|data[26][7]~q  ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[22][7]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[18][7]~q  ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][7]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][7]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][7]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~298 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~298 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu_datapath|sreg_ID_EX|rs2~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \cpu_datapath|stage_ID|regfile|data[29][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N13
dffeas \cpu_datapath|stage_ID|regfile|data[25][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N37
dffeas \cpu_datapath|stage_ID|regfile|data[21][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N28
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][7]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][7]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][7]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[17][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N29
dffeas \cpu_datapath|stage_ID|regfile|data[17][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[17][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~297 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~297_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][7]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[25][7]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][7]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[25][7]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[29][7]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][7]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[25][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[29][7]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][7]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][7]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~297 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~297 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu_datapath|sreg_ID_EX|rs2~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~300 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~300_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~297_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~298_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (\cpu_datapath|sreg_ID_EX|rs2~299_combout )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~297_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~296_combout ) ) ) ) # ( 
// \cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~297_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~298_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~299_combout )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~297_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~296_combout  & !\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~296_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~299_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~298_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~300 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~300 .lut_mask = 64'h55000F3355FF0F33;
defparam \cpu_datapath|sreg_ID_EX|rs2~300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N35
dffeas \cpu_datapath|stage_ID|regfile|data[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N3
dffeas \cpu_datapath|stage_ID|regfile|data[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N30
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[5][7]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[5][7]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][7]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N31
dffeas \cpu_datapath|stage_ID|regfile|data[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~301 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~301_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// (\cpu_datapath|stage_ID|regfile|data[4][7]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[7][7]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][7]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[4][7]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata 
// [21])) # (\cpu_datapath|stage_ID|regfile|data[7][7]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// (\cpu_datapath|stage_ID|regfile|data[4][7]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[7][7]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][7]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[4][7]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[7][7]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][7]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][7]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~301 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~301 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \cpu_datapath|sreg_ID_EX|rs2~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~302 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~302_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][7]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][7]~q )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][7]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][7]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][7]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][7]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][7]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|rs2~301_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][7]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2~301_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[3][7]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~301_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][7]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~302 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~302 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu_datapath|sreg_ID_EX|rs2~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~305 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~305_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~300_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~302_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~303_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~304_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~300_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~302_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~303_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2~304_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~300_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~302_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~303_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~304_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~300_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~302_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~303_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~304_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~304_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~303_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~300_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~305 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~305 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \cpu_datapath|sreg_ID_EX|rs2~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N37
dffeas \cpu_datapath|sreg_ID_EX|rs2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector24~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector24~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|rs2 [7]))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7])))) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ( 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [7] ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [7]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector24~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector24~0 .lut_mask = 64'h5555555553555355;
defparam \cpu_datapath|stage_EX|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y28_N35
dffeas \cpu_datapath|stage_ID|regfile|data[15][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N35
dffeas \cpu_datapath|stage_ID|regfile|data[13][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \cpu_datapath|stage_ID|regfile|data[14][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~314 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~314_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][6]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][6]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][6]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[12][6]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[12][6]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][6]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[13][6]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][6]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~314 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~314 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu_datapath|sreg_ID_EX|rs2~314 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N22
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[9][6]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[9][6]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector25~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][6]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \cpu_datapath|stage_ID|regfile|data[9][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \cpu_datapath|stage_ID|regfile|data[11][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \cpu_datapath|stage_ID|regfile|data[10][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \cpu_datapath|stage_ID|regfile|data[8][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~313 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~313_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][6]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[9][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][6]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][6]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][6]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[11][6]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][6]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][6]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][6]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][6]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][6]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][6]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][6]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[11][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][6]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~313 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~313 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu_datapath|sreg_ID_EX|rs2~313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N7
dffeas \cpu_datapath|stage_ID|regfile|data[30][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[22][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[18][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N7
dffeas \cpu_datapath|stage_ID|regfile|data[26][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~308 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~308_combout  = ( \cpu_datapath|stage_ID|regfile|data[18][6]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22]) # ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[30][6]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[18][6]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][6]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[22][6]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[30][6]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[18][6]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # 
// (\cpu_datapath|stage_ID|regfile|data[22][6]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[30][6]~q  & (\cpu_datapath|sreg_IF_ID|rdata [22]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[18][6]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[26][6]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[22][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[30][6]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][6]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[22][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[18][6]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~308 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~308 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \cpu_datapath|sreg_ID_EX|rs2~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N25
dffeas \cpu_datapath|stage_ID|regfile|data[16][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[28][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N39
dffeas \cpu_datapath|stage_ID|regfile|data[24][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N27
dffeas \cpu_datapath|stage_ID|regfile|data[20][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~306 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~306_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][6]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][6]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][6]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[16][6]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[16][6]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][6]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[28][6]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~306 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~306 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[31][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \cpu_datapath|stage_ID|regfile|data[27][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[19][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[23][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~309 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~309_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][6]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][6]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][6]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][6]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][6]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][6]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][6]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~309 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~309 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \cpu_datapath|sreg_ID_EX|rs2~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N33
dffeas \cpu_datapath|stage_ID|regfile|data[29][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N7
dffeas \cpu_datapath|stage_ID|regfile|data[25][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[17][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \cpu_datapath|stage_ID|regfile|data[21][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~307 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~307_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][6]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][6]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][6]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][6]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][6]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][6]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][6]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~307 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~307 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \cpu_datapath|sreg_ID_EX|rs2~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~310 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~310_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~309_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~307_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~306_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~308_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~309_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~307_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~306_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~308_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] 
// & (!\cpu_datapath|sreg_IF_ID|rdata [21])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~309_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~307_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~306_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~308_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21])) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~309_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~307_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~306_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [21] & (\cpu_datapath|sreg_ID_EX|rs2~308_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~308_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~306_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~309_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~307_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~310 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~310 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu_datapath|sreg_ID_EX|rs2~310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N27
dffeas \cpu_datapath|stage_ID|regfile|data[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N33
dffeas \cpu_datapath|stage_ID|regfile|data[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N9
dffeas \cpu_datapath|stage_ID|regfile|data[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N7
dffeas \cpu_datapath|stage_ID|regfile|data[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~311 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~311_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[6][6]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[6][6]~q  & !\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][6]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[5][6]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][6]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][6]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~311 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~311 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu_datapath|sreg_ID_EX|rs2~311 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \cpu_datapath|stage_ID|regfile|data[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~312 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~312_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][6]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][6]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][6]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[3][6]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][6]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs2~311_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][6]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][6]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs2~311_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][6]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][6]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~311_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][6]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~312 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~312 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu_datapath|sreg_ID_EX|rs2~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~315 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~315_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~310_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~312_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~313_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~314_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~310_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~312_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~313_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~314_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~310_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~312_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~313_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~314_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~310_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~312_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~313_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~314_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~314_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~313_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~310_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~315 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~315 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \cpu_datapath|sreg_ID_EX|rs2~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \cpu_datapath|sreg_ID_EX|rs2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector25~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector25~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [6] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [6] & ( (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6] & (((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]) # (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector25~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector25~0 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \cpu_datapath|stage_EX|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~323 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~323_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][5]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[11][5]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][5]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][5]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][5]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[11][5]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][5]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][5]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~323 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~323 .lut_mask = 64'h505F505F0303F3F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~324 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~324_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][5]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] 
// & (\cpu_datapath|stage_ID|regfile|data[15][5]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][5]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][5]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][5]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][5]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[13][5]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~324 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~324 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~321 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~321_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|stage_ID|regfile|data[7][5]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( \cpu_datapath|sreg_IF_ID|rdata 
// [21] & ( \cpu_datapath|stage_ID|regfile|data[6][5]~q  ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|stage_ID|regfile|data[5][5]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|stage_ID|regfile|data[4][5]~q  ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[6][5]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][5]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[7][5]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~321 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~321 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~321 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~322 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~322_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[1][5]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~321_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )) # (\cpu_datapath|stage_ID|regfile|data[3][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][5]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[1][5]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & \cpu_datapath|sreg_ID_EX|rs2~321_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )) # (\cpu_datapath|stage_ID|regfile|data[3][5]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[1][5]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2~321_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[3][5]~q  & (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[1][5]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & \cpu_datapath|sreg_ID_EX|rs2~321_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[3][5]~q  & (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][5]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~321_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~322 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~322 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu_datapath|sreg_ID_EX|rs2~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~316 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~316_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][5]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[24][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][5]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[16][5]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[16][5]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[28][5]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][5]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][5]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~316 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~316 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu_datapath|sreg_ID_EX|rs2~316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~317 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~317_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23]) # 
// (\cpu_datapath|stage_ID|regfile|data[17][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[29][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][5]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[17][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[29][5]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((\cpu_datapath|stage_ID|regfile|data[17][5]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[29][5]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[17][5]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][5]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][5]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~317 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~317 .lut_mask = 64'h30053F0530F53FF5;
defparam \cpu_datapath|sreg_ID_EX|rs2~317 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~319 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~319_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][5]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][5]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][5]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][5]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[19][5]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][5]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[19][5]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][5]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][5]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][5]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~319 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~319 .lut_mask = 64'h50505F5F303F303F;
defparam \cpu_datapath|sreg_ID_EX|rs2~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~318 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~318_combout  = ( \cpu_datapath|stage_ID|regfile|data[18][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][5]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[18][5]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[26][5]~q  & \cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # 
// (\cpu_datapath|stage_ID|regfile|data[30][5]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[18][5]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # 
// (\cpu_datapath|stage_ID|regfile|data[26][5]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][5]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[18][5]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[22][5]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][5]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[30][5]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][5]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][5]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[18][5]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~318 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~318 .lut_mask = 64'h0035F0350F35FF35;
defparam \cpu_datapath|sreg_ID_EX|rs2~318 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~320 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~320_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~319_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~318_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~316_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~317_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~319_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~318_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_ID_EX|rs2~316_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|sreg_ID_EX|rs2~317_combout 
// )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~319_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~318_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~316_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [21]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~317_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~319_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~318_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~316_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~317_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~316_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~317_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~319_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~318_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~320 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~320 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~325 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~325_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~322_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~320_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~323_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~324_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~322_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~320_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~323_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~324_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~322_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~320_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~323_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~324_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~322_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~320_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~323_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~324_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~323_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~324_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~322_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~325 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~325 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \cpu_datapath|sreg_ID_EX|rs2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector26~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector26~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [5] & ( ((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [5] & ( (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]) # ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector26~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector26~0 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \cpu_datapath|stage_EX|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N5
dffeas \cpu_datapath|stage_ID|regfile|data[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N27
dffeas \cpu_datapath|stage_ID|regfile|data[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N22
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[5][3]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[5][3]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][3]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N18
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[4][3]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[4][3]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][3]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N19
dffeas \cpu_datapath|stage_ID|regfile|data[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~201 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~201_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[5][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[7][3]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[5][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[7][3]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[5][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[7][3]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[5][3]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[7][3]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][3]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~201 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~201 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu_datapath|sreg_ID_EX|rs1~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~202 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~202_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][3]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][3]~q ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][3]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][3]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][3]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][3]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][3]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|rs1~201_combout ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][3]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1~201_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][3]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~201_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][3]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~202 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~202 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs1~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[11][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \cpu_datapath|stage_ID|regfile|data[8][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[9][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[10][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~203 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~203_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[11][3]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[11][3]~q  & \cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][3]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][3]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][3]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[11][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~203 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~203 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[25][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[29][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N19
dffeas \cpu_datapath|stage_ID|regfile|data[17][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[21][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~197 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~197_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[29][3]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[29][3]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][3]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][3]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][3]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][3]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][3]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~197 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~197 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu_datapath|sreg_ID_EX|rs1~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[18][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[30][3]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[30][3]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][3]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[30][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[30][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[26][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[22][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~198 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~198_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[26][3]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][3]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][3]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[18][3]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[18][3]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~198 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~198 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu_datapath|sreg_ID_EX|rs1~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N35
dffeas \cpu_datapath|stage_ID|regfile|data[27][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N7
dffeas \cpu_datapath|stage_ID|regfile|data[31][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[19][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[23][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~199 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~199_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[31][3]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( \cpu_datapath|sreg_IF_ID|rdata 
// [18] & ( \cpu_datapath|stage_ID|regfile|data[27][3]~q  ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[23][3]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[19][3]~q  ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][3]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][3]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][3]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~199 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~199 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu_datapath|sreg_ID_EX|rs1~199 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N24
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[28][3]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[28][3]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[28][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][3]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[28][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[28][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[28][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[24][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N11
dffeas \cpu_datapath|stage_ID|regfile|data[16][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[20][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~196 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~196_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[24][3]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[28][3]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[28][3]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (\cpu_datapath|stage_ID|regfile|data[16][3]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[16][3]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~196 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~196 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs1~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~200 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~200_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~199_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~196_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~197_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~199_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~196_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((\cpu_datapath|sreg_ID_EX|rs1~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] 
// & (\cpu_datapath|sreg_ID_EX|rs1~197_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~199_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~196_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~197_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~199_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~196_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_ID_EX|rs1~197_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~197_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~198_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~199_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~200 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~200 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \cpu_datapath|stage_ID|regfile|data[15][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N27
dffeas \cpu_datapath|stage_ID|regfile|data[13][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[14][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[12][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~204 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~204_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[15][3]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[13][3]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[15][3]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[13][3]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[15][3]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][3]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[13][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[15][3]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[13][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][3]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~204 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~204 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu_datapath|sreg_ID_EX|rs1~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~205 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~205_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~200_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~204_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~202_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~203_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~200_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~204_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~202_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1~203_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~200_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~204_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # ((\cpu_datapath|sreg_ID_EX|rs1~202_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~203_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~200_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~204_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~202_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~203_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~202_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~203_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~200_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~205 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~205 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \cpu_datapath|sreg_ID_EX|rs1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~2_cout  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~2_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~2 .lut_mask = 64'h000000000000F0F0;
defparam \cpu_datapath|stage_EX|ALU|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~5 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~5_sumout  = SUM(( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [0])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [0]))) ) + ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  $ (\cpu_datapath|stage_EX|ALU|Equal0~0_combout ) ) + ( \cpu_datapath|stage_EX|ALU|Add0~2_cout  ))
// \cpu_datapath|stage_EX|ALU|Add0~6  = CARRY(( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [0])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [0]))) ) + ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  $ (\cpu_datapath|stage_EX|ALU|Equal0~0_combout ) ) + ( \cpu_datapath|stage_EX|ALU|Add0~2_cout  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [0]),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~5_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~5 .lut_mask = 64'h00000FF000002277;
defparam \cpu_datapath|stage_EX|ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~9 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~9_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector30~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [1])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [1]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~6  ))
// \cpu_datapath|stage_EX|ALU|Add0~10  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector30~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [1])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [1]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~6  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [1]),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [1]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~9_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~9 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~9 .lut_mask = 64'h0000F5A00000CC33;
defparam \cpu_datapath|stage_EX|ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~13 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~13_sumout  = SUM(( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [2])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [2]))) ) + ( 
// !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector29~0_combout ) ) + ( \cpu_datapath|stage_EX|ALU|Add0~10  ))
// \cpu_datapath|stage_EX|ALU|Add0~14  = CARRY(( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [2])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [2]))) ) + ( 
// !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector29~0_combout ) ) + ( \cpu_datapath|stage_EX|ALU|Add0~10  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~13_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~13 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~13 .lut_mask = 64'h000033CC00000A5F;
defparam \cpu_datapath|stage_EX|ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~17 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~17_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector28~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [3])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [3]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~14  ))
// \cpu_datapath|stage_EX|ALU|Add0~18  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector28~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [3])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [3]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~14  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [3]),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [3]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~17_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~17 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~17 .lut_mask = 64'h0000F5A00000CC33;
defparam \cpu_datapath|stage_EX|ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~21 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~21_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector27~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [4])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [4]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~18  ))
// \cpu_datapath|stage_EX|ALU|Add0~22  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector27~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [4])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [4]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~18  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [4]),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [4]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~21_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~21 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~21 .lut_mask = 64'h0000F5A00000CC33;
defparam \cpu_datapath|stage_EX|ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~25 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~25_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector26~0_combout ))) ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~22  ))
// \cpu_datapath|stage_EX|ALU|Add0~26  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector26~0_combout ))) ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~22  ))

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector26~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~25_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~25 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~25 .lut_mask = 64'h000033C3000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~29 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~29_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector25~0_combout ))) ) + ( \cpu_datapath|stage_EX|alumux1_out[6]~22_combout  ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~26  ))
// \cpu_datapath|stage_EX|ALU|Add0~30  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector25~0_combout ))) ) + ( \cpu_datapath|stage_EX|alumux1_out[6]~22_combout  ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~26  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector25~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~29_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~29 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~29 .lut_mask = 64'h0000FF000000F05A;
defparam \cpu_datapath|stage_EX|ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~33 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~33_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector24~0_combout ))) ) + ( \cpu_datapath|stage_EX|alumux1_out[7]~23_combout  ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~30  ))
// \cpu_datapath|stage_EX|ALU|Add0~34  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector24~0_combout ))) ) + ( \cpu_datapath|stage_EX|alumux1_out[7]~23_combout  ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~30  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector24~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~33_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~33 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~33 .lut_mask = 64'h0000F0F00000CC66;
defparam \cpu_datapath|stage_EX|ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N38
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~37 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~37_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[8]~24_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector23~0_combout ))) ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~34  ))
// \cpu_datapath|stage_EX|ALU|Add0~38  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[8]~24_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector23~0_combout ))) ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~34  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector23~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~37_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~37 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~37 .lut_mask = 64'h0000339900000F0F;
defparam \cpu_datapath|stage_EX|ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N38
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~29 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~29_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~37_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout )))) # 
// (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout ))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~37_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout ))) 
// ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~29 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~29 .lut_mask = 64'h042604268CAE8CAE;
defparam \cpu_datapath|sreg_EX_MEM|alu~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[8][11]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[8][11]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][11]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N37
dffeas \cpu_datapath|stage_ID|regfile|data[8][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \cpu_datapath|stage_ID|regfile|data[9][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \cpu_datapath|stage_ID|regfile|data[11][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~263 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~263_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][11]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][11]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][11]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[8][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][11]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][11]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][11]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[11][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~263 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~263 .lut_mask = 64'h404C707C434F737F;
defparam \cpu_datapath|sreg_ID_EX|rs2~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N29
dffeas \cpu_datapath|stage_ID|regfile|data[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N11
dffeas \cpu_datapath|stage_ID|regfile|data[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N35
dffeas \cpu_datapath|stage_ID|regfile|data[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~261 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~261_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][11]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[7][11]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][11]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][11]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[5][11]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][11]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][11]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][11]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][11]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~261 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~261 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N23
dffeas \cpu_datapath|stage_ID|regfile|data[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~262 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~262_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][11]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][11]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][11]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[3][11]~q  & \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][11]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs2~261_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][11]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][11]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs2~261_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][11]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][11]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~261_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][11]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~262 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~262 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N33
dffeas \cpu_datapath|stage_ID|regfile|data[13][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N37
dffeas \cpu_datapath|stage_ID|regfile|data[15][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N18
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][11]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][11]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][11]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N19
dffeas \cpu_datapath|stage_ID|regfile|data[12][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N15
dffeas \cpu_datapath|stage_ID|regfile|data[14][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~264 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~264_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[13][11]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][11]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[13][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][11]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[12][11]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[12][11]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][11]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][11]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][11]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][11]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~264 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~264 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu_datapath|sreg_ID_EX|rs2~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N19
dffeas \cpu_datapath|stage_ID|regfile|data[24][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N19
dffeas \cpu_datapath|stage_ID|regfile|data[16][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[20][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[28][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~256 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~256_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][11]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[16][11]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[24][11]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22]) # 
// (\cpu_datapath|stage_ID|regfile|data[16][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][11]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][11]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[24][11]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][11]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][11]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][11]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[28][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~256 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~256 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[30][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[18][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[26][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \cpu_datapath|stage_ID|regfile|data[22][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~258 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~258_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][11]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][11]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][11]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[18][11]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[18][11]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][11]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][11]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][11]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~258 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~258 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \cpu_datapath|sreg_ID_EX|rs2~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[19][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N39
dffeas \cpu_datapath|stage_ID|regfile|data[31][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N5
dffeas \cpu_datapath|stage_ID|regfile|data[27][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[23][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~259 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~259_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][11]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][11]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][11]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[19][11]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[19][11]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][11]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][11]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][11]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~259 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~259 .lut_mask = 64'h4444777703CF03CF;
defparam \cpu_datapath|sreg_ID_EX|rs2~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \cpu_datapath|stage_ID|regfile|data[25][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \cpu_datapath|stage_ID|regfile|data[17][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[29][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[21][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~257 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~257_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[25][11]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][11]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[25][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][11]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[17][11]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[17][11]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][11]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][11]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[29][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][11]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~257 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~257 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~260 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~260_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~259_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~257_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~256_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~258_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~259_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~257_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|sreg_ID_EX|rs2~256_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_ID_EX|rs2~258_combout  & !\cpu_datapath|sreg_IF_ID|rdata 
// [20])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~259_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~257_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~256_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~258_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~259_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~257_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~256_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~258_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~256_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~258_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~259_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~260 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~260 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~265 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~265_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~264_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~260_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~263_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~262_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~264_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~260_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~263_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~262_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~264_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~260_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~263_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~262_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~264_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~260_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~263_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~262_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~263_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~262_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~264_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~265 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~265 .lut_mask = 64'h024613578ACE9BDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N15
dffeas \cpu_datapath|sreg_ID_EX|rs2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector20~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector20~0_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [11])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]))))) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & (((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & 
// (((\cpu_datapath|sreg_ID_EX|rs2 [11] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1])))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [11]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datag(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector20~0 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|Selector20~0 .lut_mask = 64'h447703030C0C4444;
defparam \cpu_datapath|stage_EX|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~45 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~45_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [13] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~42  ))
// \cpu_datapath|stage_WB|Add0~46  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [13] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~45_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~45 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N15
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~10 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  = ( \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[30]~2_combout )))) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (\cpu_datapath|stage_EX|Selector30~0_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[30]~2_combout )))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~10 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~10 .lut_mask = 64'h04340434C4F4C4F4;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \cpu_datapath|stage_ID|regfile|data[13][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N15
dffeas \cpu_datapath|stage_ID|regfile|data[12][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N33
dffeas \cpu_datapath|stage_ID|regfile|data[14][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~244 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~244_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[13][13]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][13]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[13][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][13]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[12][13]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[12][13]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][13]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][13]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][13]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][13]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~244 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~244 .lut_mask = 64'h0C0C3F3F44774477;
defparam \cpu_datapath|sreg_ID_EX|rs2~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[9][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N19
dffeas \cpu_datapath|stage_ID|regfile|data[11][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[10][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N39
dffeas \cpu_datapath|stage_ID|regfile|data[8][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~243 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~243_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[9][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][13]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][13]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[11][13]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][13]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][13]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][13]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][13]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][13]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[11][13]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~243 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~243 .lut_mask = 64'h110311CFDD03DDCF;
defparam \cpu_datapath|sreg_ID_EX|rs2~243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N19
dffeas \cpu_datapath|stage_ID|regfile|data[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N27
dffeas \cpu_datapath|stage_ID|regfile|data[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \cpu_datapath|stage_ID|regfile|data[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N37
dffeas \cpu_datapath|stage_ID|regfile|data[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \cpu_datapath|stage_ID|regfile|data[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~241 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~241_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[5][13]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[7][13]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[5][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[7][13]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[4][13]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[4][13]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][13]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][13]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[7][13]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][13]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~241 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~241 .lut_mask = 64'h0A0A5F5F22772277;
defparam \cpu_datapath|sreg_ID_EX|rs2~241 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~242 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~242_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][13]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~241_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][13]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][13]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][13]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~241_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][13]~q )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][13]~q  & 
// ((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][13]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~241_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[1][13]~q  & 
// \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[3][13]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][13]~q  & 
// ( !\cpu_datapath|sreg_ID_EX|rs2~241_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][13]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][13]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][13]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][13]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][13]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~242 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~242 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu_datapath|sreg_ID_EX|rs2~242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[17][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \cpu_datapath|stage_ID|regfile|data[25][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N23
dffeas \cpu_datapath|stage_ID|regfile|data[21][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[29][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~237 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~237_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][13]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][13]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][13]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][13]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[17][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][13]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][13]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][13]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[29][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~237 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~237 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu_datapath|sreg_ID_EX|rs2~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[28][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N11
dffeas \cpu_datapath|stage_ID|regfile|data[16][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N1
dffeas \cpu_datapath|stage_ID|regfile|data[24][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N11
dffeas \cpu_datapath|stage_ID|regfile|data[20][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~236 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~236_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][13]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][13]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][13]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[16][13]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[16][13]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][13]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][13]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][13]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][13]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~236 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~236 .lut_mask = 64'h30303F3F05F505F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \cpu_datapath|stage_ID|regfile|data[26][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[30][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[18][13]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[18][13]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[18][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][13]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[18][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[18][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y32_N35
dffeas \cpu_datapath|stage_ID|regfile|data[18][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N33
dffeas \cpu_datapath|stage_ID|regfile|data[22][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~238 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~238_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[30][13]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[30][13]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][13]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][13]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][13]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][13]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][13]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][13]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][13]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~238 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~238 .lut_mask = 64'h0F550F550033FF33;
defparam \cpu_datapath|sreg_ID_EX|rs2~238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N37
dffeas \cpu_datapath|stage_ID|regfile|data[31][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[23][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N12
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[19][13]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[19][13]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[19][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][13]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[19][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[19][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[19][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[27][13]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[27][13]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[27][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][13]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[27][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[27][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[27][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~239 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~239_combout  = ( \cpu_datapath|stage_ID|regfile|data[27][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[23][13]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[31][13]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[27][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[23][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[31][13]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[27][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][13]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[27][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// \cpu_datapath|stage_ID|regfile|data[19][13]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[31][13]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[23][13]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][13]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[27][13]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~239 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~239 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu_datapath|sreg_ID_EX|rs2~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~240 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~240_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~239_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~237_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~239_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_ID_EX|rs2~237_combout  & !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~239_combout  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~236_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~238_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~239_combout  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~236_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~238_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~237_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~236_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~238_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~239_combout ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~240 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~240 .lut_mask = 64'h0C3F0C3F44447777;
defparam \cpu_datapath|sreg_ID_EX|rs2~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~245 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~245_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~242_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~240_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~243_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~244_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~242_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~240_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~243_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~244_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~242_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~240_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~243_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~244_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~242_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~240_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~243_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~244_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~244_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~243_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~242_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~245 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~245 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu_datapath|sreg_ID_EX|rs2~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \cpu_datapath|sreg_ID_EX|rs2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector18~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector18~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((\cpu_datapath|sreg_ID_EX|ctrl.funct3 [1]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((\cpu_datapath|sreg_ID_EX|ctrl.funct3 [1]))))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.funct3 [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector18~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector18~0 .lut_mask = 64'h515D515D15D515D5;
defparam \cpu_datapath|stage_EX|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector18~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector18~1_combout  = ( \cpu_datapath|stage_EX|Selector18~0_combout  & ( (!\cpu_datapath|stage_EX|Equal0~1_combout ) # (\cpu_datapath|sreg_ID_EX|rs2 [13]) ) ) # ( !\cpu_datapath|stage_EX|Selector18~0_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|rs2 [13] & \cpu_datapath|stage_EX|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [13]),
	.datad(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector18~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector18~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu_datapath|stage_EX|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~53 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~53_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ((\cpu_datapath|stage_EX|Selector18~1_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( 
// (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & \cpu_datapath|stage_EX|Selector18~1_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( 
// (!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ((\cpu_datapath|stage_EX|Selector18~1_combout ))) # (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ((!\cpu_datapath|stage_EX|Selector18~1_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) 
// ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( (!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ((\cpu_datapath|stage_EX|Selector18~1_combout ))) # 
// (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ((!\cpu_datapath|stage_EX|Selector18~1_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector18~1_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~53 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~53 .lut_mask = 64'h55BB55BB00110C1D;
defparam \cpu_datapath|sreg_EX_MEM|alu~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \cpu_datapath|sreg_ID_EX|ctrl.j_imm[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N39
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N16
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|ctrl.u_imm [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N17
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~31 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout  = ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~31 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~31 .lut_mask = 64'hA0A0A0A000000000;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~38 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout  = ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[30]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~38 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~38 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[11][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \cpu_datapath|stage_ID|regfile|data[9][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N15
dffeas \cpu_datapath|stage_ID|regfile|data[10][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~233 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~233_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][14]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[11][14]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][14]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][14]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][14]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[11][14]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~233 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~233 .lut_mask = 64'h505F505F0303F3F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[13][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N3
dffeas \cpu_datapath|stage_ID|regfile|data[15][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N18
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][14]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][14]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][14]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N19
dffeas \cpu_datapath|stage_ID|regfile|data[12][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[14][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~234 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~234_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[13][14]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][14]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[13][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][14]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[12][14]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[12][14]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][14]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][14]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~234 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~234 .lut_mask = 64'h00CC33FF47474747;
defparam \cpu_datapath|sreg_ID_EX|rs2~234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \cpu_datapath|stage_ID|regfile|data[31][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N39
dffeas \cpu_datapath|stage_ID|regfile|data[27][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[23][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[19][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~229 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~229_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][14]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][14]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [22] & (\cpu_datapath|stage_ID|regfile|data[31][14]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])))) 
// # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][14]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][14]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][14]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][14]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][14]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][14]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][14]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~229 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~229 .lut_mask = 64'h051105BBAF11AFBB;
defparam \cpu_datapath|sreg_ID_EX|rs2~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N13
dffeas \cpu_datapath|stage_ID|regfile|data[18][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N14
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[30][14]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[30][14]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[30][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][14]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[30][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[30][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N15
dffeas \cpu_datapath|stage_ID|regfile|data[30][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[30][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N25
dffeas \cpu_datapath|stage_ID|regfile|data[26][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N29
dffeas \cpu_datapath|stage_ID|regfile|data[22][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~228 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~228_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][14]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][14]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][14]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[18][14]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[18][14]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][14]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[30][14]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~228 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~228 .lut_mask = 64'h4444777703CF03CF;
defparam \cpu_datapath|sreg_ID_EX|rs2~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N19
dffeas \cpu_datapath|stage_ID|regfile|data[28][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[16][14]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[16][14]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[16][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][14]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[16][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[16][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N17
dffeas \cpu_datapath|stage_ID|regfile|data[16][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N23
dffeas \cpu_datapath|stage_ID|regfile|data[24][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N21
dffeas \cpu_datapath|stage_ID|regfile|data[20][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~226 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~226_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][14]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[28][14]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][14]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][14]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][14]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][14]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][14]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][14]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~226 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~226 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[17][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas \cpu_datapath|stage_ID|regfile|data[29][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \cpu_datapath|stage_ID|regfile|data[25][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N35
dffeas \cpu_datapath|stage_ID|regfile|data[21][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~227 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~227_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][14]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[29][14]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][14]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][14]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][14]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][14]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][14]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~227 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~227 .lut_mask = 64'h447744770303CFCF;
defparam \cpu_datapath|sreg_ID_EX|rs2~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~230 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~230_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~226_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~227_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~228_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~229_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~226_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~227_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~228_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~229_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~226_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~227_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~228_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~229_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~226_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~227_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~228_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (\cpu_datapath|sreg_ID_EX|rs2~229_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~229_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~228_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~226_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~230 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~230 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \cpu_datapath|sreg_ID_EX|rs2~230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N27
dffeas \cpu_datapath|stage_ID|regfile|data[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N13
dffeas \cpu_datapath|stage_ID|regfile|data[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N5
dffeas \cpu_datapath|stage_ID|regfile|data[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \cpu_datapath|stage_ID|regfile|data[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N25
dffeas \cpu_datapath|stage_ID|regfile|data[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~231 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~231_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( \cpu_datapath|stage_ID|regfile|data[6][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][14]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][14]~q )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( \cpu_datapath|stage_ID|regfile|data[6][14]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// (\cpu_datapath|stage_ID|regfile|data[4][14]~q ) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( !\cpu_datapath|stage_ID|regfile|data[6][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][14]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][14]~q )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( !\cpu_datapath|stage_ID|regfile|data[6][14]~q  & ( (\cpu_datapath|stage_ID|regfile|data[4][14]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][14]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][14]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][14]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[6][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~231 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~231 .lut_mask = 64'h0F0033550FFF3355;
defparam \cpu_datapath|sreg_ID_EX|rs2~231 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~232 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~232_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][14]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~231_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][14]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][14]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][14]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~231_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][14]~q )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][14]~q  & 
// ((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][14]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~231_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[1][14]~q  & 
// \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[3][14]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][14]~q  & 
// ( !\cpu_datapath|sreg_ID_EX|rs2~231_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][14]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][14]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][14]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[1][14]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][14]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~232 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~232 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs2~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~235 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~235_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~230_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~232_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~233_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~234_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~230_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~232_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~233_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~234_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~230_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~232_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2~233_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~234_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~230_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~232_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~233_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~234_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~233_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~234_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~230_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~235 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~235 .lut_mask = 64'h0207A2A75257F2F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \cpu_datapath|sreg_ID_EX|rs2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector17~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector17~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])) # (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [14])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [14] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.j_imm [14]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector17~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector17~0 .lut_mask = 64'h00480048B7FFB7FF;
defparam \cpu_datapath|stage_EX|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector17~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector17~1_combout  = ( \cpu_datapath|stage_EX|Selector17~0_combout  & ( (!\cpu_datapath|stage_EX|Equal0~1_combout ) # (\cpu_datapath|sreg_ID_EX|rs2 [14]) ) ) # ( !\cpu_datapath|stage_EX|Selector17~0_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|rs2 [14] & \cpu_datapath|stage_EX|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [14]),
	.datad(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector17~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector17~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu_datapath|stage_EX|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N28
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~57 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~57_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout  & ( \cpu_datapath|stage_EX|Selector17~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout ))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # 
// (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout  & ( \cpu_datapath|stage_EX|Selector17~1_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout  & ( !\cpu_datapath|stage_EX|Selector17~1_combout  
// & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout )))) ) ) 
// ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout  & ( !\cpu_datapath|stage_EX|Selector17~1_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~57 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~57 .lut_mask = 64'h3030303AD1D1D1DB;
defparam \cpu_datapath|sreg_EX_MEM|alu~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \cpu_datapath|sreg_IF_ID|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N33
dffeas \cpu_datapath|sreg_ID_EX|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N94
arriaii_io_ibuf \data_rdata[24]~input (
	.i(data_rdata[24]),
	.ibar(gnd),
	.o(\data_rdata[24]~input_o ));
// synopsys translate_off
defparam \data_rdata[24]~input .bus_hold = "false";
defparam \data_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \cpu_datapath|sreg_MEM_WB|data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~15 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  = (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ))

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~15 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~15 .lut_mask = 64'h0F330F330F330F33;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \cpu_datapath|stage_ID|regfile|data[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N15
dffeas \cpu_datapath|stage_ID|regfile|data[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N21
dffeas \cpu_datapath|stage_ID|regfile|data[7][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \cpu_datapath|stage_ID|regfile|data[4][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[5][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N25
dffeas \cpu_datapath|stage_ID|regfile|data[6][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~111 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~111_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][24]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[7][24]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][24]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[5][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][24]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][24]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][24]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][24]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~111 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~111 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~112 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~112_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][24]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~111_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][24]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][24]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][24]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~111_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][24]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[3][24]~q  & 
// \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][24]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~111_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][24]~q  & 
// ((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][24]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][24]~q  
// & ( !\cpu_datapath|sreg_ID_EX|rs2~111_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][24]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][24]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][24]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[3][24]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][24]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~112 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~112 .lut_mask = 64'h00473347CC47FF47;
defparam \cpu_datapath|sreg_ID_EX|rs2~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N39
dffeas \cpu_datapath|stage_ID|regfile|data[11][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \cpu_datapath|stage_ID|regfile|data[8][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \cpu_datapath|stage_ID|regfile|data[10][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[9][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~113 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~113_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[8][24]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20]))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|stage_ID|regfile|data[11][24]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][24]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[9][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[8][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20]))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (\cpu_datapath|stage_ID|regfile|data[11][24]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[8][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|stage_ID|regfile|data[11][24]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][24]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[9][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[8][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (\cpu_datapath|stage_ID|regfile|data[11][24]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[11][24]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][24]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][24]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~113 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~113 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpu_datapath|sreg_ID_EX|rs2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[30][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N3
dffeas \cpu_datapath|stage_ID|regfile|data[26][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N35
dffeas \cpu_datapath|stage_ID|regfile|data[18][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N1
dffeas \cpu_datapath|stage_ID|regfile|data[22][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~108 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~108_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[30][24]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[30][24]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][24]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][24]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][24]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][24]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][24]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][24]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~108 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~108 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \cpu_datapath|stage_ID|regfile|data[19][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[31][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[27][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[23][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~109 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~109_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][24]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][24]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][24]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][24]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][24]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][24]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][24]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][24]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~109 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~109 .lut_mask = 64'h2222777705AF05AF;
defparam \cpu_datapath|sreg_ID_EX|rs2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y33_N17
dffeas \cpu_datapath|stage_ID|regfile|data[28][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N33
dffeas \cpu_datapath|stage_ID|regfile|data[16][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N15
dffeas \cpu_datapath|stage_ID|regfile|data[20][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N13
dffeas \cpu_datapath|stage_ID|regfile|data[24][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~106 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~106_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[16][24]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[28][24]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][24]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[16][24]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[28][24]~q  & (\cpu_datapath|sreg_IF_ID|rdata [23]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[16][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[28][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[16][24]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][24]~q  & (\cpu_datapath|sreg_IF_ID|rdata [23]))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[28][24]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][24]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][24]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~106 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~106 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \cpu_datapath|sreg_ID_EX|rs2~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y33_N37
dffeas \cpu_datapath|stage_ID|regfile|data[29][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N37
dffeas \cpu_datapath|stage_ID|regfile|data[17][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N29
dffeas \cpu_datapath|stage_ID|regfile|data[25][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N39
dffeas \cpu_datapath|stage_ID|regfile|data[21][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~107 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~107_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][24]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][24]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][24]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][24]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][24]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][24]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][24]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~107 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~107 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~110 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~110_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~106_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~107_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~108_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~109_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~106_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~107_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~108_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((\cpu_datapath|sreg_ID_EX|rs2~109_combout )))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~106_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~107_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((\cpu_datapath|sreg_ID_EX|rs2~108_combout )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~109_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~106_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~107_combout  & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~108_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~109_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~108_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~109_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~106_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~110 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~110 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \cpu_datapath|stage_ID|regfile|data[13][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N21
dffeas \cpu_datapath|stage_ID|regfile|data[14][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[15][24]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[15][24]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[15][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][24]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[15][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[15][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \cpu_datapath|stage_ID|regfile|data[15][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~114 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~114_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][24]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][24]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][24]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[12][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][24]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][24]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][24]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][24]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~114 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~114 .lut_mask = 64'h220A770A225F775F;
defparam \cpu_datapath|sreg_ID_EX|rs2~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~115 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~115_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~110_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~114_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~113_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~112_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~110_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~114_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~113_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2~112_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~110_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~114_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~113_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~112_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~110_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~114_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~113_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~112_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~112_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~113_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~110_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~115 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~115 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu_datapath|sreg_ID_EX|rs2~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \cpu_datapath|sreg_ID_EX|rs2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector7~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector7~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector7~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector7~0 .lut_mask = 64'h555555551D551D55;
defparam \cpu_datapath|stage_EX|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector7~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector7~1_combout  = ( \cpu_datapath|stage_EX|Selector7~0_combout  & ( \cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|sreg_ID_EX|rs2 [24] ) ) ) # ( !\cpu_datapath|stage_EX|Selector7~0_combout  & ( 
// \cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|sreg_ID_EX|rs2 [24] ) ) ) # ( \cpu_datapath|stage_EX|Selector7~0_combout  & ( !\cpu_datapath|stage_EX|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [24]),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_EX|Selector7~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector7~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector7~1 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \cpu_datapath|stage_EX|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N18
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~82 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~82_combout  = ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( \cpu_datapath|stage_EX|Selector7~1_combout  & ( ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( \cpu_datapath|stage_EX|Selector7~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( !\cpu_datapath|stage_EX|Selector7~1_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( !\cpu_datapath|stage_EX|Selector7~1_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~82 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~82 .lut_mask = 64'h0200F2F0F2F002FF;
defparam \cpu_datapath|sreg_EX_MEM|alu~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~25 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout  = ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & 
// !\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[10]~26_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( 
// !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[10]~26_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout 
// ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~25 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~25 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~19 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~19_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~19 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~19 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \cpu_datapath|stage_ID|regfile|data[14][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[12][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N25
dffeas \cpu_datapath|stage_ID|regfile|data[15][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N7
dffeas \cpu_datapath|stage_ID|regfile|data[13][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~154 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~154_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[15][17]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[15][17]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][17]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][17]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[14][17]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][17]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][17]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][17]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~154 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~154 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[26][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[22][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N33
dffeas \cpu_datapath|stage_ID|regfile|data[30][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N3
dffeas \cpu_datapath|stage_ID|regfile|data[18][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~148 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~148_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # 
// (\cpu_datapath|stage_ID|regfile|data[26][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[22][17]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][17]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[18][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[26][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|stage_ID|regfile|data[22][17]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[26][17]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[22][17]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[26][17]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [18])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[22][17]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][17]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][17]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[18][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~148 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~148 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu_datapath|sreg_ID_EX|rs1~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[21][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N15
dffeas \cpu_datapath|stage_ID|regfile|data[17][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[29][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N23
dffeas \cpu_datapath|stage_ID|regfile|data[25][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~147 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~147_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][17]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][17]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][17]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][17]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][17]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[21][17]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~147 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~147 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N3
dffeas \cpu_datapath|stage_ID|regfile|data[19][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[27][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[23][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[31][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~149 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~149_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[27][17]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[27][17]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][17]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[19][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[23][17]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[19][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[23][17]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][17]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][17]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][17]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~149 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~149 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[16][17]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[16][17]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector14~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][17]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N27
dffeas \cpu_datapath|stage_ID|regfile|data[16][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \cpu_datapath|stage_ID|regfile|data[24][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[20][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[28][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~146 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~146_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[20][17]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[20][17]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][17]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][17]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][17]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][17]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][17]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][17]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][17]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~146 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~146 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~150 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~150_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~146_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~148_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] 
// & ((\cpu_datapath|sreg_ID_EX|rs1~149_combout ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~146_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|sreg_ID_EX|rs1~147_combout ) ) ) ) # ( 
// \cpu_datapath|sreg_IF_ID|rdata [16] & ( !\cpu_datapath|sreg_ID_EX|rs1~146_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~148_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~149_combout 
// ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( !\cpu_datapath|sreg_ID_EX|rs1~146_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~147_combout  & \cpu_datapath|sreg_IF_ID|rdata [15]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~148_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~147_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~149_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~150 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~150 .lut_mask = 64'h0033550FFF33550F;
defparam \cpu_datapath|sreg_ID_EX|rs1~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[9][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \cpu_datapath|stage_ID|regfile|data[11][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \cpu_datapath|stage_ID|regfile|data[10][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~153 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~153_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][17]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[8][17]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][17]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[8][17]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[9][17]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[9][17]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][17]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][17]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[10][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~153 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~153 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \cpu_datapath|stage_ID|regfile|data[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[6][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N27
dffeas \cpu_datapath|stage_ID|regfile|data[4][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[5][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N7
dffeas \cpu_datapath|stage_ID|regfile|data[7][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~151 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~151_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[5][17]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[5][17]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][17]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][17]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[6][17]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][17]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][17]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][17]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~151 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~151 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~152 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~152_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][17]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~151_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # 
// (\cpu_datapath|stage_ID|regfile|data[1][17]~q )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[2][17]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][17]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~151_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][17]~q )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][17]~q  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][17]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~151_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[1][17]~q  & \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # 
// (\cpu_datapath|stage_ID|regfile|data[2][17]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][17]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~151_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[1][17]~q  
// & \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][17]~q  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][17]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[1][17]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][17]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~152 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~152 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~155 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~155_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~152_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~154_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~152_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~150_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~153_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~152_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~154_combout  & \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~152_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~150_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~153_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~154_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~150_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~153_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~155 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~155 .lut_mask = 64'h303F0505303FF5F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \cpu_datapath|sreg_ID_EX|rs1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[17]~14 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [17] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [17]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [17] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [17]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[17]~14 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[17]~14 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \cpu_datapath|sreg_ID_EX|ctrl.j_imm[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N29
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \cpu_datapath|stage_ID|regfile|data[15][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N33
dffeas \cpu_datapath|stage_ID|regfile|data[14][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[13][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~224 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~224_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[15][15]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][15]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [21]))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[15][15]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[12][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[15][15]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][15]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [21]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[15][15]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][15]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][15]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~224 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~224 .lut_mask = 64'h40434C4F70737C7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N30
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[8][15]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[8][15]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector16~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][15]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N31
dffeas \cpu_datapath|stage_ID|regfile|data[8][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \cpu_datapath|stage_ID|regfile|data[11][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \cpu_datapath|stage_ID|regfile|data[10][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N28
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[9][15]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[9][15]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector16~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][15]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \cpu_datapath|stage_ID|regfile|data[9][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~223 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~223_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[8][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[11][15]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][15]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][15]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[11][15]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[8][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[11][15]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][15]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[11][15]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][15]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[11][15]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~223 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~223 .lut_mask = 64'h220522AF770577AF;
defparam \cpu_datapath|sreg_ID_EX|rs2~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N8
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[30][15]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[30][15]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector16~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[30][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][15]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[30][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[30][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N9
dffeas \cpu_datapath|stage_ID|regfile|data[30][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[30][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N30
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[18][15]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[18][15]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector16~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[18][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][15]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[18][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[18][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y32_N31
dffeas \cpu_datapath|stage_ID|regfile|data[18][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[18][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N31
dffeas \cpu_datapath|stage_ID|regfile|data[26][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N21
dffeas \cpu_datapath|stage_ID|regfile|data[22][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~218 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~218_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][15]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][15]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][15]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[18][15]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[18][15]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][15]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][15]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][15]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][15]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~218 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~218 .lut_mask = 64'h330033FF0F550F55;
defparam \cpu_datapath|sreg_ID_EX|rs2~218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[29][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[17][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y32_N17
dffeas \cpu_datapath|stage_ID|regfile|data[21][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \cpu_datapath|stage_ID|regfile|data[25][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~217 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~217_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[17][15]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[29][15]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[25][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[17][15]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[29][15]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|stage_ID|regfile|data[17][15]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[29][15]~q  & (\cpu_datapath|sreg_IF_ID|rdata [22]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[17][15]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[29][15]~q  & (\cpu_datapath|sreg_IF_ID|rdata [22]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][15]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][15]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~217 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~217 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu_datapath|sreg_ID_EX|rs2~217 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[16][15]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[16][15]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector16~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[16][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][15]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[16][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[16][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N37
dffeas \cpu_datapath|stage_ID|regfile|data[16][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[16][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N9
dffeas \cpu_datapath|stage_ID|regfile|data[28][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N15
dffeas \cpu_datapath|stage_ID|regfile|data[24][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N9
dffeas \cpu_datapath|stage_ID|regfile|data[20][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~216 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~216_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][15]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][15]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][15]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][15]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[16][15]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][15]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[16][15]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][15]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[28][15]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][15]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][15]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~216 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~216 .lut_mask = 64'h4444777703CF03CF;
defparam \cpu_datapath|sreg_ID_EX|rs2~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[23][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[19][15]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[19][15]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector16~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[19][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][15]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[19][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[19][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[19][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N29
dffeas \cpu_datapath|stage_ID|regfile|data[31][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N15
dffeas \cpu_datapath|stage_ID|regfile|data[27][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~219 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~219_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|stage_ID|regfile|data[27][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[23][15]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[31][15]~q ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|stage_ID|regfile|data[27][15]~q  & ( (\cpu_datapath|stage_ID|regfile|data[19][15]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|stage_ID|regfile|data[27][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[23][15]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[31][15]~q ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|stage_ID|regfile|data[27][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// \cpu_datapath|stage_ID|regfile|data[19][15]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][15]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][15]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][15]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[27][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~219 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~219 .lut_mask = 64'h0A0A22775F5F2277;
defparam \cpu_datapath|sreg_ID_EX|rs2~219 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~220 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~220_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~216_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~219_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~218_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~217_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~216_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~219_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~218_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~217_combout 
// )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~216_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~219_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~218_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~217_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~216_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~219_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~218_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~217_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~218_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~217_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~216_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~219_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~220 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~220 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N39
dffeas \cpu_datapath|stage_ID|regfile|data[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \cpu_datapath|stage_ID|regfile|data[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N13
dffeas \cpu_datapath|stage_ID|regfile|data[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \cpu_datapath|stage_ID|regfile|data[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N15
dffeas \cpu_datapath|stage_ID|regfile|data[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N29
dffeas \cpu_datapath|stage_ID|regfile|data[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~221 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~221_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[4][15]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[7][15]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][15]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[4][15]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[7][15]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|stage_ID|regfile|data[4][15]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[7][15]~q  & (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[4][15]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[7][15]~q  & (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][15]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][15]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~221 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~221 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu_datapath|sreg_ID_EX|rs2~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~222 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~222_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][15]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][15]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][15]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[3][15]~q  & \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][15]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~221_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][15]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][15]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~221_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][15]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][15]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][15]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~221_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][15]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~222 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~222 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~225 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~225_combout  = ( \cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~222_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs2~224_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~222_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~220_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~223_combout )) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~222_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~224_combout  & \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~222_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~220_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~223_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~224_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~223_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~220_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~225 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~225 .lut_mask = 64'h03F3050503F3F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N37
dffeas \cpu_datapath|sreg_ID_EX|rs2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout  = ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & !\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~0 .lut_mask = 64'hF000000000000000;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y36_N1
arriaii_io_ibuf \data_rdata[18]~input (
	.i(data_rdata[18]),
	.ibar(gnd),
	.o(\data_rdata[18]~input_o ));
// synopsys translate_off
defparam \data_rdata[18]~input .bus_hold = "false";
defparam \data_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N5
dffeas \cpu_datapath|sreg_MEM_WB|data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \cpu_datapath|sreg_ID_EX|ctrl.j_imm[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N13
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N3
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N8
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[9][18]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[9][18]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector13~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][18]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \cpu_datapath|stage_ID|regfile|data[9][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \cpu_datapath|stage_ID|regfile|data[11][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N15
dffeas \cpu_datapath|stage_ID|regfile|data[10][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~193 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~193_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[9][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][18]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][18]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[11][18]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][18]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][18]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][18]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][18]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][18]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[11][18]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~193 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~193 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \cpu_datapath|stage_ID|regfile|data[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[7][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[4][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[5][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \cpu_datapath|stage_ID|regfile|data[6][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~191 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~191_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][18]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[7][18]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][18]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[5][18]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][18]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][18]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][18]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][18]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][18]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~191 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~191 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \cpu_datapath|sreg_ID_EX|rs2~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~192 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~192_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][18]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][18]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][18]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[3][18]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][18]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~191_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][18]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][18]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~191_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][18]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][18]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~191_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[3][18]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][18]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~192 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~192 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \cpu_datapath|stage_ID|regfile|data[13][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N39
dffeas \cpu_datapath|stage_ID|regfile|data[12][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \cpu_datapath|stage_ID|regfile|data[14][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[15][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~194 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~194_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][18]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[12][18]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[13][18]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// (\cpu_datapath|stage_ID|regfile|data[12][18]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][18]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][18]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[13][18]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][18]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~194 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~194 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[29][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N7
dffeas \cpu_datapath|stage_ID|regfile|data[25][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[17][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N5
dffeas \cpu_datapath|stage_ID|regfile|data[21][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~187 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~187_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][18]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][18]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][18]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][18]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][18]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][18]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][18]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][18]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][18]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~187 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~187 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \cpu_datapath|sreg_ID_EX|rs2~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \cpu_datapath|stage_ID|regfile|data[28][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \cpu_datapath|stage_ID|regfile|data[24][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N11
dffeas \cpu_datapath|stage_ID|regfile|data[16][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N5
dffeas \cpu_datapath|stage_ID|regfile|data[20][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~186 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~186_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][18]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][18]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][18]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[16][18]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[16][18]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][18]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][18]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][18]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][18]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~186 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~186 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs2~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N23
dffeas \cpu_datapath|stage_ID|regfile|data[31][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N39
dffeas \cpu_datapath|stage_ID|regfile|data[27][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[19][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N3
dffeas \cpu_datapath|stage_ID|regfile|data[23][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~189 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~189_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[31][18]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[31][18]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[19][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[27][18]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[19][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[27][18]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[31][18]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][18]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][18]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~189 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~189 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N19
dffeas \cpu_datapath|stage_ID|regfile|data[18][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[30][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[22][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[26][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~188 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~188_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[18][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[30][18]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][18]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[18][18]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[30][18]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[18][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[30][18]~q  & \cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[18][18]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[30][18]~q  & \cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][18]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[30][18]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~188 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~188 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu_datapath|sreg_ID_EX|rs2~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~190 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~190_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~189_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~188_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~186_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~187_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~189_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~188_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~186_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~187_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] 
// & (!\cpu_datapath|sreg_IF_ID|rdata [20])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~189_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~188_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~186_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~187_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20])) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~189_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~188_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~186_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (\cpu_datapath|sreg_ID_EX|rs2~187_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~187_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~186_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~189_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~190 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~190 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu_datapath|sreg_ID_EX|rs2~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~195 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~195_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~194_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~190_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2~193_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~192_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~194_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~190_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs2~193_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~192_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~194_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~190_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~193_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~192_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~194_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~190_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~193_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~192_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~193_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~192_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~194_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~195 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~195 .lut_mask = 64'h02520757A2F2A7F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N37
dffeas \cpu_datapath|sreg_ID_EX|rs2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~3 .lut_mask = 64'h0F0000000F00FF00;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~23 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout 
// ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~23 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~23 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector13~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector13~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])) # (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [18])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [18] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.j_imm [18]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector13~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector13~0 .lut_mask = 64'h02200220F77FF77F;
defparam \cpu_datapath|stage_EX|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N28
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~136 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~136_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & (\cpu_datapath|stage_EX|Selector13~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ((!\cpu_datapath|stage_EX|Selector13~0_combout ) # ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & (\cpu_datapath|stage_EX|Selector13~0_combout ))))) ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [18])) # (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2 [18]) # 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [18]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [18]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector13~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~136 .extended_lut = "on";
defparam \cpu_datapath|sreg_EX_MEM|alu~136 .lut_mask = 64'h282B282B7D2B7D2B;
defparam \cpu_datapath|sreg_EX_MEM|alu~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~21 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  & \cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~21 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~21 .lut_mask = 64'h03F3050503F3F5F5;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~13 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout  = ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[4]~20_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[4]~20_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & !\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~13 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~13 .lut_mask = 64'h270027AA275527FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~37 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  = ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~37 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~37 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~29 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout  = ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[12]~28_combout ) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( 
// !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout 
// )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~29 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~29 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N10
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~64 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~64_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout  & ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout  & ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout  & ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ) # (\cpu_datapath|stage_EX|Selector29~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout  & ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~64 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~64 .lut_mask = 64'h00CC33FF47474747;
defparam \cpu_datapath|sreg_EX_MEM|alu~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~4 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~4 .lut_mask = 64'h3535353555555555;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~5 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout 
// ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~5 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  = ( \cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout 
// )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ))))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout )) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~3 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~4 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~4 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N4
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~65 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~65_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout ) # 
// ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|sreg_EX_MEM|alu~64_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|sreg_EX_MEM|alu~64_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout  
// & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|stage_EX|Selector27~0_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu~64_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|Selector27~0_combout 
//  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~64_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~64_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~65 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~65 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu_datapath|sreg_EX_MEM|alu~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector14~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector14~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.j_imm [17]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.j_imm [17]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.j_imm [17]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector14~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector14~0 .lut_mask = 64'h4575457515D515D5;
defparam \cpu_datapath|stage_EX|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \cpu_datapath|sreg_ID_EX|ctrl.j_imm[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.j_imm[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.j_imm [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N35
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector15~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector15~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] $ (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [16]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [16] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] $ 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.j_imm [16]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector15~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector15~0 .lut_mask = 64'h10401040DF7FDF7F;
defparam \cpu_datapath|stage_EX|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector16~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector16~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])) # (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [15])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.j_imm [15] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] $ 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.j_imm [15]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector16~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector16~0 .lut_mask = 64'h00480048B7FFB7FF;
defparam \cpu_datapath|stage_EX|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \cpu_datapath|stage_ID|regfile|data[11][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[8][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[9][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N27
dffeas \cpu_datapath|stage_ID|regfile|data[10][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~253 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~253_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][12]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[11][12]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][12]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][12]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][12]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[11][12]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][12]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~253 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~253 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu_datapath|sreg_ID_EX|rs2~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[15][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N21
dffeas \cpu_datapath|stage_ID|regfile|data[13][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[12][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~254 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~254_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][12]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][12]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][12]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[12][12]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[12][12]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][12]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[13][12]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][12]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~254 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~254 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu_datapath|sreg_ID_EX|rs2~254 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N3
dffeas \cpu_datapath|stage_ID|regfile|data[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N7
dffeas \cpu_datapath|stage_ID|regfile|data[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N31
dffeas \cpu_datapath|stage_ID|regfile|data[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~251 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~251_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][12]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[7][12]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][12]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[5][12]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][12]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][12]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][12]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][12]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~251 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~251 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~252 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~252_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][12]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~251_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][12]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][12]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][12]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~251_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][12]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[3][12]~q  & 
// \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][12]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~251_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][12]~q  & 
// ((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][12]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][12]~q  
// & ( !\cpu_datapath|sreg_ID_EX|rs2~251_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][12]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][12]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][12]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[3][12]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][12]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~252 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~252 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu_datapath|sreg_ID_EX|rs2~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[17][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N3
dffeas \cpu_datapath|stage_ID|regfile|data[29][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N17
dffeas \cpu_datapath|stage_ID|regfile|data[21][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[25][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~247 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~247_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[17][12]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22]))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22]) # ((\cpu_datapath|stage_ID|regfile|data[29][12]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][12]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[17][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [22]) # ((\cpu_datapath|stage_ID|regfile|data[29][12]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|stage_ID|regfile|data[17][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22]))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][12]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[17][12]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][12]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][12]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[29][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][12]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~247 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~247 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N3
dffeas \cpu_datapath|stage_ID|regfile|data[27][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[31][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[19][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N39
dffeas \cpu_datapath|stage_ID|regfile|data[23][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~249 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~249_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][12]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][12]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][12]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][12]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][12]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][12]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][12]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~249 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~249 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu_datapath|sreg_ID_EX|rs2~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[30][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[26][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N6
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[18][12]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[18][12]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector19~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[18][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][12]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[18][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[18][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N7
dffeas \cpu_datapath|stage_ID|regfile|data[18][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[22][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~248 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~248_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][12]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][12]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][12]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[18][12]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[18][12]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][12]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][12]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~248 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~248 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs2~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[28][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N37
dffeas \cpu_datapath|stage_ID|regfile|data[24][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[20][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N7
dffeas \cpu_datapath|stage_ID|regfile|data[16][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~246 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~246_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][12]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][12]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (!\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] 
// & (\cpu_datapath|stage_ID|regfile|data[28][12]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][12]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][12]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][12]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][12]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[28][12]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][12]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~246 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~246 .lut_mask = 64'h0145236789CDABEF;
defparam \cpu_datapath|sreg_ID_EX|rs2~246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~250 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~250_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~248_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~246_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|sreg_ID_EX|rs2~247_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~249_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~248_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~246_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|sreg_ID_EX|rs2~247_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_ID_EX|rs2~249_combout  & \cpu_datapath|sreg_IF_ID|rdata 
// [20])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~248_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~246_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~247_combout  & ((\cpu_datapath|sreg_IF_ID|rdata [20])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~249_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~248_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~246_combout  & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~247_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~249_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~247_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~249_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~248_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~250 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~250 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu_datapath|sreg_ID_EX|rs2~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~255 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~255_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~252_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~250_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~253_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~254_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~252_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~250_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs2~253_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2~254_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~252_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~250_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~253_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs2~254_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~252_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~250_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~253_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~254_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~253_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~254_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~252_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~255 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~255 .lut_mask = 64'h02075257A2A7F2F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N13
dffeas \cpu_datapath|sreg_ID_EX|rs2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector19~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector19~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [12] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.funct3 [0])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [12] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (((\cpu_datapath|sreg_ID_EX|ctrl.funct3 [0] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|rs2 [12] & ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((\cpu_datapath|sreg_ID_EX|ctrl.funct3 [0]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [12] & ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.funct3 [0]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.funct3 [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [12]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector19~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector19~0 .lut_mask = 64'h55355535350535F5;
defparam \cpu_datapath|stage_EX|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \cpu_datapath|stage_ID|regfile|data[12][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N37
dffeas \cpu_datapath|stage_ID|regfile|data[15][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \cpu_datapath|stage_ID|regfile|data[14][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~274 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~274_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[15][10]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[15][10]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][10]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][10]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][10]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][10]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[13][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][10]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~274 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~274 .lut_mask = 64'h227722770505AFAF;
defparam \cpu_datapath|sreg_ID_EX|rs2~274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N33
dffeas \cpu_datapath|stage_ID|regfile|data[11][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \cpu_datapath|stage_ID|regfile|data[8][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \cpu_datapath|stage_ID|regfile|data[9][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \cpu_datapath|stage_ID|regfile|data[10][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~273 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~273_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][10]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[11][10]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][10]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][10]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][10]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[11][10]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][10]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][10]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][10]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~273 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~273 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \cpu_datapath|stage_ID|regfile|data[29][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N11
dffeas \cpu_datapath|stage_ID|regfile|data[25][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N5
dffeas \cpu_datapath|stage_ID|regfile|data[17][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y32_N37
dffeas \cpu_datapath|stage_ID|regfile|data[21][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~267 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~267_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[25][10]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][10]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][10]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[17][10]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[17][10]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][10]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][10]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][10]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][10]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~267 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~267 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu_datapath|sreg_ID_EX|rs2~267 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N10
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[27][10]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[27][10]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[27][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][10]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[27][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[27][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \cpu_datapath|stage_ID|regfile|data[27][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[19][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[31][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[23][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~269 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~269_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][10]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][10]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][10]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[19][10]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[19][10]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][10]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][10]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][10]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~269 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~269 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[16][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N11
dffeas \cpu_datapath|stage_ID|regfile|data[28][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N3
dffeas \cpu_datapath|stage_ID|regfile|data[20][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N15
dffeas \cpu_datapath|stage_ID|regfile|data[24][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~266 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~266_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])) # 
// (\cpu_datapath|stage_ID|regfile|data[16][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][10]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][10]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[24][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[16][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[28][10]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[16][10]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [23]))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][10]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[16][10]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [23]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[28][10]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][10]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][10]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~266 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~266 .lut_mask = 64'h404370734C4F7C7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y31_N39
dffeas \cpu_datapath|stage_ID|regfile|data[26][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N3
dffeas \cpu_datapath|stage_ID|regfile|data[18][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[30][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[22][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~268 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~268_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[26][10]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[30][10]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[26][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[30][10]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[18][10]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[18][10]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][10]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][10]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[30][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][10]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~268 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~268 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~270 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~270_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~268_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~269_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~268_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~266_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~267_combout )) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~268_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~269_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~268_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~266_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~267_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~267_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~269_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~266_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~270 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~270 .lut_mask = 64'h11BB050511BBAFAF;
defparam \cpu_datapath|sreg_ID_EX|rs2~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N13
dffeas \cpu_datapath|stage_ID|regfile|data[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N15
dffeas \cpu_datapath|stage_ID|regfile|data[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \cpu_datapath|stage_ID|regfile|data[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N5
dffeas \cpu_datapath|stage_ID|regfile|data[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N35
dffeas \cpu_datapath|stage_ID|regfile|data[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y32_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~271 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~271_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # 
// (\cpu_datapath|stage_ID|regfile|data[4][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][10]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[4][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((\cpu_datapath|stage_ID|regfile|data[7][10]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[4][10]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][10]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[4][10]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[7][10]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][10]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[7][10]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][10]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~271 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~271 .lut_mask = 64'h4403770344CF77CF;
defparam \cpu_datapath|sreg_ID_EX|rs2~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~272 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~272_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][10]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~271_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][10]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][10]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][10]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~271_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][10]~q ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][10]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][10]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~271_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][10]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][10]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][10]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~271_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][10]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][10]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][10]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][10]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~272 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~272 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu_datapath|sreg_ID_EX|rs2~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~275 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~275_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~270_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~272_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~273_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~274_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~270_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~272_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~273_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~274_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~270_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~272_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~273_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~274_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~270_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~272_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~273_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~274_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~274_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~273_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~270_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~275 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~275 .lut_mask = 64'h014589CD2367ABEF;
defparam \cpu_datapath|sreg_ID_EX|rs2~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \cpu_datapath|sreg_ID_EX|rs2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector21~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector21~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [10] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]) # ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]) # (\cpu_datapath|sreg_ID_EX|rs2 [10]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|rs2 [10] & 
// \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [10]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector21~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector21~0 .lut_mask = 64'h00020002FFDFFFDF;
defparam \cpu_datapath|stage_EX|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N37
dffeas \cpu_datapath|stage_ID|regfile|data[11][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \cpu_datapath|stage_ID|regfile|data[9][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N35
dffeas \cpu_datapath|stage_ID|regfile|data[10][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~283 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~283_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][9]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[11][9]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][9]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][9]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][9]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[11][9]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~283 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~283 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu_datapath|sreg_ID_EX|rs2~283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \cpu_datapath|stage_ID|regfile|data[13][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \cpu_datapath|stage_ID|regfile|data[12][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \cpu_datapath|stage_ID|regfile|data[15][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \cpu_datapath|stage_ID|regfile|data[14][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~284 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~284_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[13][9]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][9]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[13][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][9]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[12][9]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[12][9]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][9]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~284 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~284 .lut_mask = 64'h330033FF550F550F;
defparam \cpu_datapath|sreg_ID_EX|rs2~284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \cpu_datapath|stage_ID|regfile|data[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~281 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~281_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[5][9]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[7][9]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[5][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[7][9]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[4][9]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[4][9]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][9]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~281 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~281 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu_datapath|sreg_ID_EX|rs2~281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~282 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~282_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][9]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][9]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][9]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[3][9]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][9]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~281_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][9]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][9]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~281_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][9]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][9]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~281_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[3][9]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][9]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~282 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~282 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N26
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][9]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][9]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector22~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][9]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \cpu_datapath|stage_ID|regfile|data[25][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[29][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N33
dffeas \cpu_datapath|stage_ID|regfile|data[21][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[17][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~277 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~277_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[25][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][9]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((\cpu_datapath|stage_ID|regfile|data[25][9]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[29][9]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((\cpu_datapath|stage_ID|regfile|data[29][9]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][9]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[25][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[29][9]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][9]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[29][9]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][9]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~277 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~277 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[30][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[18][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N31
dffeas \cpu_datapath|stage_ID|regfile|data[22][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[26][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~278 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~278_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22]) # 
// (\cpu_datapath|stage_ID|regfile|data[18][9]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[30][9]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][9]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[26][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[18][9]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[30][9]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[18][9]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[30][9]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[18][9]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[30][9]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][9]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][9]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~278 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~278 .lut_mask = 64'h300530F53F053FF5;
defparam \cpu_datapath|sreg_ID_EX|rs2~278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N9
dffeas \cpu_datapath|stage_ID|regfile|data[24][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N5
dffeas \cpu_datapath|stage_ID|regfile|data[28][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N11
dffeas \cpu_datapath|stage_ID|regfile|data[20][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N33
dffeas \cpu_datapath|stage_ID|regfile|data[16][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~276 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~276_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[24][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][9]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][9]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[24][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23] & 
// \cpu_datapath|stage_ID|regfile|data[28][9]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][9]~q  & 
// (\cpu_datapath|sreg_IF_ID|rdata [23]))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][9]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[16][9]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[28][9]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][9]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][9]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][9]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~276 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~276 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N2
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[27][9]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[27][9]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector22~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[27][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][9]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[27][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[27][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \cpu_datapath|stage_ID|regfile|data[27][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[27][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[31][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[19][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[23][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~279 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~279_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][9]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][9]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][9]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][9]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][9]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][9]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][9]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~279 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~279 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu_datapath|sreg_ID_EX|rs2~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~280 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~280_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~279_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~278_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~279_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~276_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~277_combout )) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~279_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~278_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~279_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~276_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~277_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~277_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~278_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~276_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~280 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~280 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \cpu_datapath|sreg_ID_EX|rs2~280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~285 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~285_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~282_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~280_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~283_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~284_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~282_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~280_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~283_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~284_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~282_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~280_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~283_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~284_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~282_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~280_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~283_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~284_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~283_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~284_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~282_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~285 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~285 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N35
dffeas \cpu_datapath|sreg_ID_EX|rs2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector22~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector22~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [9] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]) # ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]) # ((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [9]))) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9] & ( (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|rs2 [9] & 
// !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [9]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector22~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector22~0 .lut_mask = 64'h01000100EFFFEFFF;
defparam \cpu_datapath|stage_EX|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~41 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~41_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector22~0_combout ))) ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~38  ))
// \cpu_datapath|stage_EX|ALU|Add0~42  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector22~0_combout ))) ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~38  ))

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector22~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~41_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~41 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~41 .lut_mask = 64'h000033C3000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~45 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~45_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector21~0_combout ))) ) + 
// ( \cpu_datapath|stage_EX|ALU|Add0~42  ))
// \cpu_datapath|stage_EX|ALU|Add0~46  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector21~0_combout ))) ) + ( 
// \cpu_datapath|stage_EX|ALU|Add0~42  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector21~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~45_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~45 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~45 .lut_mask = 64'h00000FA5000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~49 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~49_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector20~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [11])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [11]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~46  ))
// \cpu_datapath|stage_EX|ALU|Add0~50  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector20~0_combout ) ) + ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [11])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [11]))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~46  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [11]),
	.datad(!\cpu_datapath|stage_EX|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [11]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~49_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~49 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~49 .lut_mask = 64'h0000F5A00000CC33;
defparam \cpu_datapath|stage_EX|ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~53 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~53_sumout  = SUM(( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [12])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [12]))) ) + ( 
// !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector19~0_combout ) ) + ( \cpu_datapath|stage_EX|ALU|Add0~50  ))
// \cpu_datapath|stage_EX|ALU|Add0~54  = CARRY(( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|rs1 [12])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|pc [12]))) ) + ( 
// !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (\cpu_datapath|stage_EX|Selector19~0_combout ) ) + ( \cpu_datapath|stage_EX|ALU|Add0~50  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [12]),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [12]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector19~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~53_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~53 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~53 .lut_mask = 64'h000033CC00000A5F;
defparam \cpu_datapath|stage_EX|ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~57 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~57_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector18~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [13])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~54  ))
// \cpu_datapath|stage_EX|ALU|Add0~58  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector18~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [13])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~54  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [13]),
	.datad(!\cpu_datapath|stage_EX|Selector18~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~57_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~57 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~57 .lut_mask = 64'h0000FF000000C963;
defparam \cpu_datapath|stage_EX|ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~61 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~61_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector17~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [14])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[14]~30_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~58  ))
// \cpu_datapath|stage_EX|ALU|Add0~62  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector17~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [14])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[14]~30_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~58  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [14]),
	.datad(!\cpu_datapath|stage_EX|Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~61_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~61 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~61 .lut_mask = 64'h0000FF000000C963;
defparam \cpu_datapath|stage_EX|ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~65 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~65_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector16~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [15])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~62  ))
// \cpu_datapath|stage_EX|ALU|Add0~66  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector16~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [15])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~62  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [15]),
	.datad(!\cpu_datapath|stage_EX|Selector16~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~65_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~65 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~65 .lut_mask = 64'h0000FF000000C963;
defparam \cpu_datapath|stage_EX|ALU|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~69 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~69_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[16]~13_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector15~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [16])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~66  ))
// \cpu_datapath|stage_EX|ALU|Add0~70  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[16]~13_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector15~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [16])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~66  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [16]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector15~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~69_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~69 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~69 .lut_mask = 64'h0000369C000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N1
dffeas \cpu_datapath|sreg_IF_ID|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N33
dffeas \cpu_datapath|sreg_ID_EX|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N15
dffeas \cpu_datapath|stage_ID|regfile|data[20][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N19
dffeas \cpu_datapath|stage_ID|regfile|data[16][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \cpu_datapath|stage_ID|regfile|data[24][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N9
dffeas \cpu_datapath|stage_ID|regfile|data[28][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~126 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~126_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[20][23]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[20][23]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][23]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][23]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][23]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][23]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][23]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][23]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~126 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~126 .lut_mask = 64'h0C3F0C3F44447777;
defparam \cpu_datapath|sreg_ID_EX|rs1~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N25
dffeas \cpu_datapath|stage_ID|regfile|data[22][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[26][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N11
dffeas \cpu_datapath|stage_ID|regfile|data[18][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N21
dffeas \cpu_datapath|stage_ID|regfile|data[30][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~128 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~128_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[26][23]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[26][23]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[22][23]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[22][23]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[22][23]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][23]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~128 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~128 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[21][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[25][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N15
dffeas \cpu_datapath|stage_ID|regfile|data[17][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[29][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~127 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~127_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[25][23]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[25][23]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][23]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[21][23]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][23]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][23]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~127 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~127 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[27][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[23][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N7
dffeas \cpu_datapath|stage_ID|regfile|data[19][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N23
dffeas \cpu_datapath|stage_ID|regfile|data[31][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~129 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~129_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][23]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][23]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][23]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[27][23]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][23]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][23]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~129 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~129 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~130 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~130_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~127_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~129_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~126_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~128_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~127_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~129_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~126_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~128_combout ))))) # (\cpu_datapath|sreg_IF_ID|rdata [15] 
// & (\cpu_datapath|sreg_IF_ID|rdata [16])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~127_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~129_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_ID_EX|rs1~126_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~128_combout ))))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16])) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~127_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~129_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~126_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & ((\cpu_datapath|sreg_ID_EX|rs1~128_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~126_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~128_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~127_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~130 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~130 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \cpu_datapath|stage_ID|regfile|data[9][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \cpu_datapath|stage_ID|regfile|data[10][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \cpu_datapath|stage_ID|regfile|data[8][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N33
dffeas \cpu_datapath|stage_ID|regfile|data[11][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~133 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~133_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[9][23]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][23]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][23]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][23]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][23]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][23]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~133 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~133 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu_datapath|sreg_ID_EX|rs1~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[14][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \cpu_datapath|stage_ID|regfile|data[15][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \cpu_datapath|stage_ID|regfile|data[13][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~134 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~134_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[15][23]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[15][23]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][23]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[14][23]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][23]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][23]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~134 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~134 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \cpu_datapath|sreg_ID_EX|rs1~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N37
dffeas \cpu_datapath|stage_ID|regfile|data[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N15
dffeas \cpu_datapath|stage_ID|regfile|data[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N39
dffeas \cpu_datapath|stage_ID|regfile|data[5][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[4][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[6][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N23
dffeas \cpu_datapath|stage_ID|regfile|data[7][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~131 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~131_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[5][23]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[5][23]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][23]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][23]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][23]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[6][23]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][23]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][23]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[6][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~131 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~131 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N33
dffeas \cpu_datapath|stage_ID|regfile|data[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~132 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~132_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][23]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][23]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][23]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][23]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][23]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~131_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][23]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][23]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~131_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][23]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[2][23]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][23]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~131_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][23]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~132 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~132 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~135 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~135_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~134_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~132_combout  & ( ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~130_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~133_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~134_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~132_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~130_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~133_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~134_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~132_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~130_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~133_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~134_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~132_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~130_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~133_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~130_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~133_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~134_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~135 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~135 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \cpu_datapath|sreg_ID_EX|rs1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[23]~12 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[23]~12_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [23] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [23]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [23] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [23]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[23]~12 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[23]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[23]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  = ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~2 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~4 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector15~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector15~2_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~69_sumout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~69_sumout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # 
// ( \cpu_datapath|stage_EX|ALU|Add0~69_sumout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|Selector27~0_combout  & \cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~69_sumout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout 
//  & ( (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|ALU|Add0~69_sumout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector15~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector15~2 .lut_mask = 64'h0100CD332300EF33;
defparam \cpu_datapath|stage_EX|ALU|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector15~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector15~1_combout  = ( \cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|sreg_ID_EX|rs2 [16] ) ) # ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|stage_EX|Selector15~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector15~0_combout ),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [16]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector15~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector15~1 .lut_mask = 64'h3333333300FF00FF;
defparam \cpu_datapath|stage_EX|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector15~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector15~0_combout  = ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((\cpu_datapath|stage_EX|Selector15~1_combout )))) # (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ((!\cpu_datapath|stage_EX|Selector15~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector15~1_combout  & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ((\cpu_datapath|stage_EX|Selector15~1_combout ))) # (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ((!\cpu_datapath|stage_EX|Selector15~1_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # ((\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & \cpu_datapath|stage_EX|Selector15~1_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|Selector27~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|Selector15~1_combout )))) # 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ((!\cpu_datapath|stage_EX|Selector15~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector15~1_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector27~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|Selector15~1_combout )))) 
// # (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ((!\cpu_datapath|stage_EX|Selector15~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector15~1_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|stage_EX|Selector15~1_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector15~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector15~0 .lut_mask = 64'h228B228B72DB228B;
defparam \cpu_datapath|stage_EX|ALU|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~34 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  = ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout  & 
// !\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ( 
// !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[15]~31_combout 
// ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~34 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~34 .lut_mask = 64'h505F505F30303F3F;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~35 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~35_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout )) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & !\cpu_datapath|stage_EX|Selector29~0_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~35 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~35 .lut_mask = 64'h4700473347CC47FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector15~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector15~1_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~35_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout )) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~35_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout  & 
// \cpu_datapath|stage_EX|Selector27~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector15~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector15~1 .lut_mask = 64'h00030003FF03FF03;
defparam \cpu_datapath|stage_EX|ALU|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector15~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector15~3_combout  = ( \cpu_datapath|stage_EX|ALU|Selector15~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|stage_EX|ALU|Selector15~2_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|stage_EX|ALU|Selector15~0_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector15~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|Selector15~2_combout 
// )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|stage_EX|ALU|Selector15~0_combout ))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector15~2_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector15~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector15~3 .lut_mask = 64'h0A5F0A5F2A7F2A7F;
defparam \cpu_datapath|stage_EX|ALU|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \cpu_datapath|sreg_EX_MEM|alu[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|ALU|Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \cpu_datapath|sreg_MEM_WB|alu[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N28
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~57 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~57_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [16] ) + ( \cpu_datapath|stage_WB|Add0~54  ))
// \cpu_datapath|stage_WB|Add0~58  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [16] ) + ( \cpu_datapath|stage_WB|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [16]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~57_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~57 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N16
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector15~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector15~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [16] & ( \cpu_datapath|stage_WB|Add0~57_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [16] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [16] & ( \cpu_datapath|stage_WB|Add0~57_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) 
// # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [16] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [16] & ( !\cpu_datapath|stage_WB|Add0~57_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [16]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [16] & ( !\cpu_datapath|stage_WB|Add0~57_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [16] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [16]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [16]),
	.dataf(!\cpu_datapath|stage_WB|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector15~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector15~0 .lut_mask = 64'h0300F30003F0F3F0;
defparam \cpu_datapath|stage_WB|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector15~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector15~1_combout  = ( \cpu_datapath|sreg_MEM_WB|data [16] & ( \cpu_datapath|stage_WB|Selector15~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout ) # ((!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [16] & ( \cpu_datapath|stage_WB|Selector15~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout )) # (\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector13~0_combout  & 
// \cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [16] & ( !\cpu_datapath|stage_WB|Selector15~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout  & 
// (\cpu_datapath|stage_WB|Selector13~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout ) # (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [16] & ( 
// !\cpu_datapath|stage_WB|Selector15~0_combout  & ( (\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datad(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [16]),
	.dataf(!\cpu_datapath|stage_WB|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector15~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector15~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu_datapath|stage_WB|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \cpu_datapath|stage_ID|regfile|data[9][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N5
dffeas \cpu_datapath|stage_ID|regfile|data[8][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \cpu_datapath|stage_ID|regfile|data[11][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N7
dffeas \cpu_datapath|stage_ID|regfile|data[10][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~213 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~213_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[11][16]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[11][16]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][16]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[8][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[9][16]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[8][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[9][16]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][16]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][16]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[11][16]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~213 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~213 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N13
dffeas \cpu_datapath|stage_ID|regfile|data[26][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[18][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N36
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[30][16]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[30][16]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[30][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][16]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[30][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[30][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N37
dffeas \cpu_datapath|stage_ID|regfile|data[30][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[30][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[22][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~208 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~208_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[30][16]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[30][16]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][16]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][16]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][16]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[30][16]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~208 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~208 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N1
dffeas \cpu_datapath|stage_ID|regfile|data[19][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[27][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[23][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[31][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~209 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~209_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][16]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][16]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[27][16]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][16]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][16]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[27][16]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][16]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[27][16]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[19][16]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[27][16]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][16]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][16]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][16]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[31][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~209 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~209 .lut_mask = 64'h202A707A252F757F;
defparam \cpu_datapath|sreg_ID_EX|rs2~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N12
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[28][16]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[28][16]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[28][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][16]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[28][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[28][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N13
dffeas \cpu_datapath|stage_ID|regfile|data[28][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[28][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \cpu_datapath|stage_ID|regfile|data[24][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N3
dffeas \cpu_datapath|stage_ID|regfile|data[16][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N39
dffeas \cpu_datapath|stage_ID|regfile|data[20][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~206 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~206_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][16]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][16]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][16]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[16][16]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[16][16]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][16]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~206 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~206 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu_datapath|sreg_ID_EX|rs2~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N33
dffeas \cpu_datapath|stage_ID|regfile|data[29][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N24
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][16]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][16]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][16]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N25
dffeas \cpu_datapath|stage_ID|regfile|data[25][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N11
dffeas \cpu_datapath|stage_ID|regfile|data[17][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[21][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~207 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~207_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][16]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][16]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][16]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][16]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][16]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][16]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~207 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~207 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~210 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~210_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( \cpu_datapath|sreg_ID_EX|rs2~207_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~209_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( \cpu_datapath|sreg_ID_EX|rs2~207_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~206_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|sreg_ID_EX|rs2~208_combout )) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( !\cpu_datapath|sreg_ID_EX|rs2~207_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|sreg_ID_EX|rs2~209_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( !\cpu_datapath|sreg_ID_EX|rs2~207_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~206_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|sreg_ID_EX|rs2~208_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~208_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~209_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~206_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~210 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~210 .lut_mask = 64'h11BB050511BBAFAF;
defparam \cpu_datapath|sreg_ID_EX|rs2~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N39
dffeas \cpu_datapath|stage_ID|regfile|data[12][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[15][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N33
dffeas \cpu_datapath|stage_ID|regfile|data[13][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N29
dffeas \cpu_datapath|stage_ID|regfile|data[14][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~214 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~214_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][16]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][16]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][16]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[12][16]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[12][16]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][16]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][16]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[13][16]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~214 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~214 .lut_mask = 64'h4444777703CF03CF;
defparam \cpu_datapath|sreg_ID_EX|rs2~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \cpu_datapath|stage_ID|regfile|data[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \cpu_datapath|stage_ID|regfile|data[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \cpu_datapath|stage_ID|regfile|data[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N35
dffeas \cpu_datapath|stage_ID|regfile|data[4][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[7][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \cpu_datapath|stage_ID|regfile|data[6][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N31
dffeas \cpu_datapath|stage_ID|regfile|data[5][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~211 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~211_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][16]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[4][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[7][16]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][16]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][16]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[7][16]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[4][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[7][16]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][16]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[7][16]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][16]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][16]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~211 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~211 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu_datapath|sreg_ID_EX|rs2~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~212 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~212_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][16]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~211_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][16]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][16]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][16]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~211_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][16]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[3][16]~q  & 
// \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][16]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~211_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][16]~q  & 
// ((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][16]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][16]~q  
// & ( !\cpu_datapath|sreg_ID_EX|rs2~211_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][16]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][16]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][16]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][16]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~212 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~212 .lut_mask = 64'h00530F53F053FF53;
defparam \cpu_datapath|sreg_ID_EX|rs2~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~215 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~215_combout  = ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~212_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~213_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~214_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~212_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~210_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~212_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~213_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~214_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~212_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~210_combout  & 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~213_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~210_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~214_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~215 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~215 .lut_mask = 64'h3030505F3F3F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \cpu_datapath|sreg_ID_EX|rs2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~73 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~73_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector14~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [17])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~70  ))
// \cpu_datapath|stage_EX|ALU|Add0~74  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector14~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [17])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~70  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [17]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector14~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~73_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~73 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~73 .lut_mask = 64'h0000369C000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N38
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~77 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~77_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector13~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [18])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~74  ))
// \cpu_datapath|stage_EX|ALU|Add0~78  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector13~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [18])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~74  ))

	.dataa(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [18]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector13~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~77_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~77 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~77 .lut_mask = 64'h0000369C000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N0
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~66 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~66_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~77_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ) # ((\cpu_datapath|sreg_EX_MEM|alu~65_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~136_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~77_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu~65_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~136_combout )))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~136_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~65_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~66 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~66 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu_datapath|sreg_EX_MEM|alu~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N38
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[21]~63 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[21]~63_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])) # (\rst~input_o ) ) ) ) # 
// ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( \rst~input_o  ) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( \rst~input_o  ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( \rst~input_o  ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.dataf(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[21]~63 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[21]~63 .lut_mask = 64'h3333333333337733;
defparam \cpu_datapath|sreg_EX_MEM|alu[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N1
dffeas \cpu_datapath|sreg_EX_MEM|alu[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N1
dffeas \cpu_datapath|sreg_MEM_WB|alu[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector13~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector13~1_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [18] & ( \cpu_datapath|stage_WB|Add0~65_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [18] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [18] & ( \cpu_datapath|stage_WB|Add0~65_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) 
// # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [18] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [18] & ( !\cpu_datapath|stage_WB|Add0~65_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [18]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [18] & ( !\cpu_datapath|stage_WB|Add0~65_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [18] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [18]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [18]),
	.dataf(!\cpu_datapath|stage_WB|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector13~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector13~1 .lut_mask = 64'h0300F30003F0F3F0;
defparam \cpu_datapath|stage_WB|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N4
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector13~2 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector13~2_combout  = ( \cpu_datapath|sreg_MEM_WB|data [18] & ( \cpu_datapath|stage_WB|Selector13~1_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout ) # ((!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [18] & ( \cpu_datapath|stage_WB|Selector13~1_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout ) # ((\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [18] & ( !\cpu_datapath|stage_WB|Selector13~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector13~0_combout  & 
// ((\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout ) # ((\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [18] & ( 
// !\cpu_datapath|stage_WB|Selector13~1_combout  & ( (\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datac(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [18]),
	.dataf(!\cpu_datapath|stage_WB|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector13~2 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector13~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu_datapath|stage_WB|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \cpu_datapath|stage_ID|regfile|data[8][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~163 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~163_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[10][18]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[10][18]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][18]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][18]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][18]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][18]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][18]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][18]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][18]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~163 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~163 .lut_mask = 64'h505F505F30303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~164 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~164_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][18]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][18]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][18]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[12][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][18]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][18]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~164 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~164 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~159 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~159_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][18]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[19][18]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][18]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[19][18]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[27][18]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][18]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[23][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[27][18]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][18]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[23][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~159 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~159 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~158 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~158_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][18]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[22][18]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[18][18]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[22][18]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][18]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[22][18]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][18]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[26][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][18]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][18]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[22][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~158 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~158 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~156 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~156_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[20][18]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[20][18]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][18]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][18]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][18]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][18]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][18]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][18]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~156 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~156 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~157 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~157_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18]) # 
// (\cpu_datapath|stage_ID|regfile|data[25][18]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[21][18]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][18]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[25][18]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[21][18]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|stage_ID|regfile|data[25][18]~q  & \cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[21][18]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][18]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[25][18]~q  & \cpu_datapath|sreg_IF_ID|rdata [18])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][18]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][18]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~157 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~157 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~160 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~160_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~157_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~158_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & (\cpu_datapath|sreg_ID_EX|rs1~159_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~157_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~158_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~159_combout )) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~157_combout  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_ID_EX|rs1~156_combout ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~157_combout  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|sreg_ID_EX|rs1~156_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~159_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~158_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~156_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~157_combout ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~160 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~160 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \cpu_datapath|sreg_ID_EX|rs1~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~161 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~161_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[5][18]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][18]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[5][18]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][18]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][18]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][18]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][18]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[6][18]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][18]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][18]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][18]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][18]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~161 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~161 .lut_mask = 64'h550F550F330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~162 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~162_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[1][18]~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~161_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][18]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][18]~q  & ( \cpu_datapath|stage_ID|regfile|data[1][18]~q  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~161_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][18]~q )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[1][18]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  
// & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~161_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][18]~q )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][18]~q  & ( !\cpu_datapath|stage_ID|regfile|data[1][18]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~161_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][18]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[2][18]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~161_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][18]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~162 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~162 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~165 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~165_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~162_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~164_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~162_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~160_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~163_combout )) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~162_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & \cpu_datapath|sreg_ID_EX|rs1~164_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~162_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~160_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~163_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~163_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~164_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~160_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~165 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~165 .lut_mask = 64'h11BB050511BBAFAF;
defparam \cpu_datapath|sreg_ID_EX|rs1~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \cpu_datapath|sreg_ID_EX|rs1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[18]~15 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [18] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [18]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [18] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [18]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[18]~15 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[18]~15 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~32 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout  = ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout 
// ))))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout 
// ))))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~32 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~32 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~26 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~26 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~26 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~39 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~39_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout )) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout  & ( (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~39 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~39 .lut_mask = 64'h00030003CCCFCCCF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector16~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector16~3_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & (((\cpu_datapath|stage_EX|Selector16~0_combout )))) # 
// (\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & (((!\cpu_datapath|stage_EX|Selector16~0_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~39_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & (\cpu_datapath|stage_EX|Selector16~0_combout ))))) ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & (((\cpu_datapath|sreg_ID_EX|rs2 [15])))) # (\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2 [15])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~39_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [15]))))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [15]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~39_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector16~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector16~3 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|ALU|Selector16~3 .lut_mask = 64'h5B015B015BCD5BCD;
defparam \cpu_datapath|stage_EX|ALU|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~15 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  = ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout 
// )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~15 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~15 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~23 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout  = ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & 
// (\cpu_datapath|stage_EX|Selector30~0_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[8]~24_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~23 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~23 .lut_mask = 64'h0407C4C73437F4F7;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~32 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & !\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~32 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~32 .lut_mask = 64'h0F3355000F3355FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~33 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout  & \cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & 
// ((\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~33 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~33 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector16~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector16~1_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~65_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((!\cpu_datapath|stage_EX|Selector27~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout )) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|Add0~65_sumout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector16~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector16~1 .lut_mask = 64'h000C000CF0FCF0FC;
defparam \cpu_datapath|stage_EX|ALU|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector16~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector16~0_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|Selector27~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout 
// ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|Add0~65_sumout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (\cpu_datapath|stage_EX|Selector27~0_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|Add0~65_sumout )))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Add0~65_sumout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector16~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector16~0 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \cpu_datapath|stage_EX|ALU|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector16~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector16~2_combout  = ( \cpu_datapath|stage_EX|ALU|Selector16~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # (\cpu_datapath|stage_EX|ALU|Selector16~1_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|Selector16~3_combout )) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector16~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|stage_EX|ALU|Selector16~1_combout  & 
// !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|Selector16~3_combout )) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|Selector16~3_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector16~1_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector16~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector16~2 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \cpu_datapath|stage_EX|ALU|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \cpu_datapath|sreg_EX_MEM|alu[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|ALU|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N13
dffeas \cpu_datapath|sreg_MEM_WB|alu[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N26
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~53 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~53_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [15] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~50  ))
// \cpu_datapath|stage_WB|Add0~54  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [15] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~53_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~53 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector16~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector16~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [15] & ( \cpu_datapath|stage_WB|Add0~53_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [15])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [15] & ( \cpu_datapath|stage_WB|Add0~53_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [15])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [15] & ( !\cpu_datapath|stage_WB|Add0~53_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [15]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [15] & ( !\cpu_datapath|stage_WB|Add0~53_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [15])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [15]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [15]),
	.dataf(!\cpu_datapath|stage_WB|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector16~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector16~0 .lut_mask = 64'h0050A0F00A5AAAFA;
defparam \cpu_datapath|stage_WB|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N26
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector16~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector16~1_combout  = ( \cpu_datapath|sreg_MEM_WB|data [15] & ( \cpu_datapath|stage_WB|Selector16~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout ) # ((!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [15] & ( \cpu_datapath|stage_WB|Selector16~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout )) # (\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|regfilemux_o~0_combout  & 
// \cpu_datapath|stage_WB|Selector13~0_combout )))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [15] & ( !\cpu_datapath|stage_WB|Selector16~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout  & 
// ((\cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout ) # (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [15] & ( 
// !\cpu_datapath|stage_WB|Selector16~0_combout  & ( (\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [15]),
	.dataf(!\cpu_datapath|stage_WB|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector16~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector16~1 .lut_mask = 64'h00473347CC47FF47;
defparam \cpu_datapath|stage_WB|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N29
dffeas \cpu_datapath|stage_ID|regfile|data[12][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~324 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~324_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[15][15]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][15]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[15][15]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[12][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[15][15]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[14][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][15]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[15][15]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][15]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][15]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[14][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~324 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~324 .lut_mask = 64'h440344CF770377CF;
defparam \cpu_datapath|sreg_ID_EX|rs1~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~323 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~323_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][15]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][15]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][15]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|sreg_IF_ID|rdata [16])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[8][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][15]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][15]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][15]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~323 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~323 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu_datapath|sreg_ID_EX|rs1~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~321 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~321_combout  = ( \cpu_datapath|stage_ID|regfile|data[4][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[6][15]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[7][15]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[4][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[6][15]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// (\cpu_datapath|stage_ID|regfile|data[7][15]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[4][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # 
// (\cpu_datapath|stage_ID|regfile|data[6][15]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[7][15]~q  & \cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[4][15]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[5][15]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[6][15]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[7][15]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[6][15]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[7][15]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[4][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~321 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~321 .lut_mask = 64'h0027AA275527FF27;
defparam \cpu_datapath|sreg_ID_EX|rs1~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~322 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~322_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][15]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][15]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][15]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][15]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][15]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~321_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][15]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][15]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~321_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][15]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][15]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][15]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~321_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][15]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~322 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~322 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~322 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~318 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~318_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[26][15]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][15]~q )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( (\cpu_datapath|stage_ID|regfile|data[18][15]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( !\cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[26][15]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[30][15]~q )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( !\cpu_datapath|stage_ID|regfile|data[22][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[18][15]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][15]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][15]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][15]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~318 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~318 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu_datapath|sreg_ID_EX|rs1~318 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~316 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~316_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][15]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # 
// (\cpu_datapath|stage_ID|regfile|data[20][15]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[24][15]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][15]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[16][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[20][15]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[24][15]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[20][15]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[24][15]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][15]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][15]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[20][15]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[24][15]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][15]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[20][15]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][15]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~316 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~316 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|sreg_ID_EX|rs1~316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y32_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~317 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~317_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[25][15]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[29][15]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[25][15]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[29][15]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (\cpu_datapath|stage_ID|regfile|data[17][15]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][15]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[17][15]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][15]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[29][15]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][15]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][15]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~317 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~317 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu_datapath|sreg_ID_EX|rs1~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~319 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~319_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][15]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][15]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][15]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][15]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][15]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][15]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][15]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][15]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][15]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][15]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][15]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][15]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][15]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~319 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~319 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~319 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~320 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~320_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~317_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~319_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~316_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~318_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~317_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~319_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~316_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~318_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~317_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~319_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~316_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~318_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~317_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~319_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~316_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~318_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~318_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~316_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~317_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~320 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~320 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu_datapath|sreg_ID_EX|rs1~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~325 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~325_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~322_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~320_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~323_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~324_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~322_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~320_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~323_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~324_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~322_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~320_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~323_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~324_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~322_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~320_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~323_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~324_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~324_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~323_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~322_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~325 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~325 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs1~325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \cpu_datapath|sreg_ID_EX|rs1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1~325_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[15]~31 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [15]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [15] & ( (\cpu_datapath|sreg_ID_EX|pc 
// [15] & \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [15]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[15]~31 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[15]~31 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu_datapath|stage_EX|alumux1_out[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~26 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & \cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~26 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~26 .lut_mask = 64'h0F5500330F55FF33;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[10]~33 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  = ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~33 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~33 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N12
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[10]~34 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout ) # (\cpu_datapath|stage_EX|Selector29~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~34 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~34 .lut_mask = 64'h000000003F3F3F3F;
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|f~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|f~1_combout  = ( \cpu_datapath|stage_EX|Equal0~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  ) ) # ( !\cpu_datapath|stage_EX|Equal0~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  $ 
// (!\cpu_datapath|stage_EX|Selector21~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|f~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|f~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|f~1 .lut_mask = 64'h0FF00FF00F0F0F0F;
defparam \cpu_datapath|stage_EX|ALU|f~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~22 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|Selector28~0_combout )) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout  & !\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~22 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~22 .lut_mask = 64'h4700470047CC47CC;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~20 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( \cpu_datapath|stage_EX|Selector29~0_combout  ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( 
// !\cpu_datapath|stage_EX|Selector29~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~20 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~20 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~36 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~36_combout  = ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector28~0_combout  & ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) ) ) # ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( 
// !\cpu_datapath|stage_EX|Selector27~0_combout  & ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~36 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~36 .lut_mask = 64'h0000F0F00F00FFF0;
defparam \cpu_datapath|sreg_EX_MEM|alu~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[10]~35 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  = ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector28~0_combout  & ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) ) # ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( 
// !\cpu_datapath|stage_EX|Selector27~0_combout  & ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~35 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~35 .lut_mask = 64'hFF000000FFF000F0;
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~43 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~43_combout  = ( !\cpu_datapath|sreg_EX_MEM|alu~36_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout  ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~36_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  & ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~36_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout  ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~36_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~43 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~43 .lut_mask = 64'h0F0F555500FF0000;
defparam \cpu_datapath|sreg_EX_MEM|alu~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N22
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[10]~38 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[10]~38_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~38 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~38 .lut_mask = 64'h050505050F0F0F0F;
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N10
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~44 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~44_combout  = ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ) # ((\cpu_datapath|stage_EX|Selector21~0_combout  & 
// (!\cpu_datapath|stage_EX|Equal0~0_combout  & !\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout  & (((\cpu_datapath|stage_EX|Selector21~0_combout  & !\cpu_datapath|stage_EX|Equal0~0_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  
// & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ) # ((\cpu_datapath|stage_EX|Selector21~0_combout  & !\cpu_datapath|stage_EX|Equal0~0_combout )))) 
// ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout  & ( (\cpu_datapath|stage_EX|Selector21~0_combout  & (!\cpu_datapath|stage_EX|Equal0~0_combout  & 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout  & !\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector21~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~44 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~44 .lut_mask = 64'h4000F40040F0F4F0;
defparam \cpu_datapath|sreg_EX_MEM|alu~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~45 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~45_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~44_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~45_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (((\cpu_datapath|sreg_EX_MEM|alu~43_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # ((\cpu_datapath|stage_EX|ALU|f~1_combout )))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~44_combout  & ( 
// \cpu_datapath|stage_EX|ALU|Add0~45_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|sreg_EX_MEM|alu~43_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # ((\cpu_datapath|stage_EX|ALU|f~1_combout )))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~44_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~45_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// (((\cpu_datapath|sreg_EX_MEM|alu~43_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|f~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu~44_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~45_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|sreg_EX_MEM|alu~43_combout )))) # 
// (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|f~1_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|stage_EX|ALU|f~1_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~43_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~44_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~45 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~45 .lut_mask = 64'h018923AB45CD67EF;
defparam \cpu_datapath|sreg_EX_MEM|alu~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~46 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~46_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~45_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~19_combout )) # 
// (\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~45_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout ) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~45_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~19_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~45_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout  & \cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight0~19_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu[10]~34_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~46 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~46 .lut_mask = 64'h0055330FFF55330F;
defparam \cpu_datapath|sreg_EX_MEM|alu~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N17
dffeas \cpu_datapath|sreg_EX_MEM|alu[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N13
dffeas \cpu_datapath|sreg_MEM_WB|alu[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N16
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~33 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~33_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [10] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~30  ))
// \cpu_datapath|stage_WB|Add0~34  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [10] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~33_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~33 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y31_N32
arriaii_io_ibuf \data_rdata[10]~input (
	.i(data_rdata[10]),
	.ibar(gnd),
	.o(\data_rdata[10]~input_o ));
// synopsys translate_off
defparam \data_rdata[10]~input .bus_hold = "false";
defparam \data_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \cpu_datapath|sreg_MEM_WB|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N20
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector21~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector21~0_combout  = ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|stage_WB|Selector24~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [10])) # 
// (\cpu_datapath|stage_WB|Selector24~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [26])))) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((!\cpu_datapath|stage_WB|Selector24~0_combout  & 
// (\cpu_datapath|sreg_MEM_WB|data [10])) # (\cpu_datapath|stage_WB|Selector24~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [26]))))) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector24~0_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|data [10]),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [26]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector21~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector21~0 .lut_mask = 64'h02130213CEDFCEDF;
defparam \cpu_datapath|stage_WB|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N36
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector21~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector21~1_combout  = ( \cpu_datapath|stage_WB|Add0~33_sumout  & ( \cpu_datapath|stage_WB|Selector21~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~1_combout ) # ((!\cpu_datapath|stage_WB|Selector22~0_combout  & 
// \cpu_datapath|sreg_MEM_WB|alu [10])) ) ) ) # ( !\cpu_datapath|stage_WB|Add0~33_sumout  & ( \cpu_datapath|stage_WB|Selector21~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~0_combout  & ((!\cpu_datapath|stage_WB|Selector22~1_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|alu [10]))) ) ) ) # ( \cpu_datapath|stage_WB|Add0~33_sumout  & ( !\cpu_datapath|stage_WB|Selector21~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~0_combout  & (\cpu_datapath|sreg_MEM_WB|alu [10] & 
// \cpu_datapath|stage_WB|Selector22~1_combout )) # (\cpu_datapath|stage_WB|Selector22~0_combout  & ((!\cpu_datapath|stage_WB|Selector22~1_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|Add0~33_sumout  & ( !\cpu_datapath|stage_WB|Selector21~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector22~0_combout  & (\cpu_datapath|sreg_MEM_WB|alu [10] & \cpu_datapath|stage_WB|Selector22~1_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector22~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|alu [10]),
	.datad(!\cpu_datapath|stage_WB|Selector22~1_combout ),
	.datae(!\cpu_datapath|stage_WB|Add0~33_sumout ),
	.dataf(!\cpu_datapath|stage_WB|Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector21~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector21~1 .lut_mask = 64'h000A550AAA0AFF0A;
defparam \cpu_datapath|stage_WB|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N14
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[13][10]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[13][10]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[13][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][10]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[13][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[13][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N15
dffeas \cpu_datapath|stage_ID|regfile|data[13][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~274 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~274_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[15][10]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[15][10]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[12][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[13][10]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[12][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[13][10]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][10]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][10]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][10]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~274 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~274 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \cpu_datapath|sreg_ID_EX|rs1~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~273 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~273_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][10]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][10]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[10][10]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][10]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[8][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// \cpu_datapath|stage_ID|regfile|data[10][10]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][10]~q  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [15]))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[10][10]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][10]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[9][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][10]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][10]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[10][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][10]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~273 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~273 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~271 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~271_combout  = ( \cpu_datapath|stage_ID|regfile|data[4][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][10]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[4][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[5][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] 
// & (\cpu_datapath|stage_ID|regfile|data[7][10]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[4][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[5][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][10]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[4][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[6][10]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[5][10]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][10]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][10]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][10]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[4][10]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~271 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~271 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \cpu_datapath|sreg_ID_EX|rs1~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~272 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~272_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][10]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][10]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][10]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][10]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][10]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~271_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][10]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][10]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~271_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][10]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][10]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][10]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~271_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][10]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~272 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~272 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~268 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~268_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][10]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[18][10]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][10]~q  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [17]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[18][10]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[26][10]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][10]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[22][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[26][10]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][10]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][10]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~268 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~268 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~266 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~266_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[20][10]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][10]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[20][10]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][10]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][10]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][10]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][10]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][10]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][10]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][10]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[20][10]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][10]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~266 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~266 .lut_mask = 64'h2727272700AA55FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~266 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~269 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~269_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[27][10]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][10]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[27][10]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][10]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[27][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][10]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[27][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[19][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][10]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][10]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][10]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][10]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[27][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~269 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~269 .lut_mask = 64'h0A220A775F225F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y32_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~267 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~267_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][10]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[21][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][10]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][10]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[21][10]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[25][10]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[21][10]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][10]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][10]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][10]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[21][10]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[25][10]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[21][10]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][10]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][10]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~267 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~267 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu_datapath|sreg_ID_EX|rs1~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~270 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~270_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~269_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~267_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~266_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~268_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~269_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~267_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|sreg_ID_EX|rs1~266_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~268_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata 
// [15])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~269_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~267_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~266_combout  & !\cpu_datapath|sreg_IF_ID|rdata [15])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|sreg_ID_EX|rs1~268_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~269_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~267_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~266_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~268_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~268_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~266_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~269_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~267_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~270 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~270 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~275 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~275_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~270_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~272_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~274_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~270_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1~273_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~270_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~272_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~274_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~270_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~273_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~274_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~273_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~272_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~275 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~275 .lut_mask = 64'h00330F55FF330F55;
defparam \cpu_datapath|sreg_ID_EX|rs1~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N33
dffeas \cpu_datapath|sreg_ID_EX|rs1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[10]~26 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [10] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [10]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [10] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [10]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[10]~26 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[10]~26 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[10]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~25 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  = ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[10]~26_combout )) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[10]~26_combout )) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[10]~26_combout 
// ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~25 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~25 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~43 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout  = ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[21]~10_combout 
// ))))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[21]~10_combout 
// ))))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~43 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~43 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~39 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|Selector31~0_combout  
// & ( \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~39 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~39 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~83 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~83_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout 
// )) # (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout )) # 
// (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~83 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~83 .lut_mask = 64'h018923AB45CD67EF;
defparam \cpu_datapath|sreg_EX_MEM|alu~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N38
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~84 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~84_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// (\cpu_datapath|sreg_EX_MEM|alu~83_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|sreg_EX_MEM|alu~83_combout )))) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_EX_MEM|alu~83_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_EX_MEM|alu~83_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~83_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~18_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~84 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~84 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \cpu_datapath|sreg_EX_MEM|alu~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector8~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector8~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]) # (((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) # (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3] & 
// !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector8~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector8~0 .lut_mask = 64'h04000400BFFFBFFF;
defparam \cpu_datapath|stage_EX|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y30_N32
arriaii_io_ibuf \data_rdata[22]~input (
	.i(data_rdata[22]),
	.ibar(gnd),
	.o(\data_rdata[22]~input_o ));
// synopsys translate_off
defparam \data_rdata[22]~input .bus_hold = "false";
defparam \data_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N33
dffeas \cpu_datapath|sreg_MEM_WB|data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N15
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~35 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ))))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector29~0_combout )) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~35 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~35 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector9~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector9~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.i_imm [2] & ( ((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2] & ( (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]) # ((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector9~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector9~0 .lut_mask = 64'h0B0F0B0F4F0F4F0F;
defparam \cpu_datapath|stage_EX|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~120 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~120_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector9~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # 
// (\cpu_datapath|stage_EX|Selector9~0_combout  & (((!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|Selector9~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ))))) ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout  
// & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|rs2 [22] & (((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2 [22] & (((!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|sreg_ID_EX|rs2 [22] & (\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [22]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector9~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~120 .extended_lut = "on";
defparam \cpu_datapath|sreg_EX_MEM|alu~120 .lut_mask = 64'h0AA30AA34EE74EE7;
defparam \cpu_datapath|sreg_EX_MEM|alu~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~89 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~89_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector10~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [21])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~86  ))
// \cpu_datapath|stage_EX|ALU|Add0~90  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector10~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [21])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~86  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [21]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector10~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~89_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~89 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~89 .lut_mask = 64'h0000569A000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~93 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~93_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector9~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [22])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~90  ))
// \cpu_datapath|stage_EX|ALU|Add0~94  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector9~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [22])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~90  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [22]),
	.datad(!\cpu_datapath|stage_EX|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~93_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~93 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~93 .lut_mask = 64'h0000FF000000A965;
defparam \cpu_datapath|stage_EX|ALU|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N26
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~76 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~76_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout )))) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  
// & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout 
// )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~76 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~76 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu_datapath|sreg_EX_MEM|alu~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~12 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout 
// ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~4_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~12 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~12 .lut_mask = 64'h018923AB45CD67EF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~14 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout  & ( !\cpu_datapath|stage_EX|Selector28~0_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & !\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & !\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~14 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~14 .lut_mask = 64'h00005050A0A0F0F0;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~77 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~77_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// (\cpu_datapath|sreg_EX_MEM|alu~76_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_EX_MEM|alu~76_combout )))) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|sreg_EX_MEM|alu~76_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_EX_MEM|alu~76_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~76_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~77 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~77 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \cpu_datapath|sreg_EX_MEM|alu~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~78 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~78_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~77_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|stage_EX|ALU|Add0~93_sumout )) # (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~120_combout )))) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~77_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// ((\cpu_datapath|stage_EX|ALU|Add0~93_sumout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~120_combout )))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~120_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~78 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~78 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu_datapath|sreg_EX_MEM|alu~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N33
dffeas \cpu_datapath|sreg_EX_MEM|alu[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N3
dffeas \cpu_datapath|sreg_MEM_WB|alu[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \cpu_datapath|sreg_EX_MEM|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \cpu_datapath|sreg_MEM_WB|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N20
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~81 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~81_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [22] ) + ( \cpu_datapath|stage_WB|Add0~78  ))
// \cpu_datapath|stage_WB|Add0~82  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [22] ) + ( \cpu_datapath|stage_WB|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [22]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~81_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~81 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~81 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N2
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector9~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector9~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [22] & ( \cpu_datapath|stage_WB|Add0~81_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [22] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [22] & ( \cpu_datapath|stage_WB|Add0~81_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [22] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1])) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [22] & ( !\cpu_datapath|stage_WB|Add0~81_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [22]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [22] & ( !\cpu_datapath|stage_WB|Add0~81_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [22] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [22]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [22]),
	.dataf(!\cpu_datapath|stage_WB|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector9~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector9~0 .lut_mask = 64'h0030F0300F30FF30;
defparam \cpu_datapath|stage_WB|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector9~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector9~1_combout  = ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( \cpu_datapath|stage_WB|Selector9~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout )) # 
// (\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|sreg_MEM_WB|data [22]) # (\cpu_datapath|stage_WB|Selector13~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// \cpu_datapath|stage_WB|Selector9~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout )) # (\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (((!\cpu_datapath|stage_WB|Selector13~0_combout  & \cpu_datapath|sreg_MEM_WB|data [22])))) ) ) ) # ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector9~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (\cpu_datapath|stage_WB|Selector24~1_combout  & (\cpu_datapath|stage_WB|Selector13~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|sreg_MEM_WB|data [22]) # (\cpu_datapath|stage_WB|Selector13~0_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector9~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout  & (\cpu_datapath|stage_WB|Selector13~0_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout  & \cpu_datapath|sreg_MEM_WB|data [22])))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [22]),
	.datae(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector9~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector9~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu_datapath|stage_WB|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[8][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \cpu_datapath|stage_ID|regfile|data[9][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[10][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \cpu_datapath|stage_ID|regfile|data[11][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~93 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~93_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][22]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][22]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][22]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [20])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[8][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][22]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][22]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][22]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][22]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~93 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~93 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \cpu_datapath|stage_ID|regfile|data[15][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \cpu_datapath|stage_ID|regfile|data[13][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N31
dffeas \cpu_datapath|stage_ID|regfile|data[12][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N17
dffeas \cpu_datapath|stage_ID|regfile|data[14][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~94 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~94_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][22]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][22]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][22]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[12][22]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[12][22]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][22]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][22]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][22]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][22]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~94 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~94 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu_datapath|sreg_ID_EX|rs2~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[18][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N15
dffeas \cpu_datapath|stage_ID|regfile|data[22][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[30][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N11
dffeas \cpu_datapath|stage_ID|regfile|data[26][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~88 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~88_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|stage_ID|regfile|data[26][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[22][22]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[30][22]~q ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|stage_ID|regfile|data[26][22]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23]) # 
// (\cpu_datapath|stage_ID|regfile|data[18][22]~q ) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|stage_ID|regfile|data[26][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[22][22]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[30][22]~q ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|stage_ID|regfile|data[26][22]~q  & ( (\cpu_datapath|stage_ID|regfile|data[18][22]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][22]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[22][22]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[30][22]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~88 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~88 .lut_mask = 64'h44440C3F77770C3F;
defparam \cpu_datapath|sreg_ID_EX|rs2~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[28][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \cpu_datapath|stage_ID|regfile|data[24][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \cpu_datapath|stage_ID|regfile|data[20][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[16][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~86 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~86_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][22]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][22]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [22] & (\cpu_datapath|stage_ID|regfile|data[28][22]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])))) 
// # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][22]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][22]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][22]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][22]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][22]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][22]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][22]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~86 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~86 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N23
dffeas \cpu_datapath|stage_ID|regfile|data[27][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N37
dffeas \cpu_datapath|stage_ID|regfile|data[31][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[19][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[23][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~89 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~89_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][22]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][22]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][22]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][22]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][22]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][22]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][22]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][22]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][22]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~89 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~89 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu_datapath|sreg_ID_EX|rs2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[25][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N3
dffeas \cpu_datapath|stage_ID|regfile|data[17][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[29][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[21][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~87 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~87_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][22]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][22]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][22]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][22]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][22]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][22]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][22]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][22]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][22]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~87 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~87 .lut_mask = 64'h33553355000FFF0F;
defparam \cpu_datapath|sreg_ID_EX|rs2~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~90 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~90_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~89_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~87_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~86_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [21] & (\cpu_datapath|sreg_ID_EX|rs2~88_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~89_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~87_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((\cpu_datapath|sreg_ID_EX|rs2~86_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20]))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~88_combout ))) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|rs2~89_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~87_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~86_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [21] & (((\cpu_datapath|sreg_ID_EX|rs2~88_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~89_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~87_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~86_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~88_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~88_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~86_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~89_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~90 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~90 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu_datapath|sreg_ID_EX|rs2~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N22
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[1][22]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[1][22]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[1][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][22]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[1][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[1][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \cpu_datapath|stage_ID|regfile|data[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N37
dffeas \cpu_datapath|stage_ID|regfile|data[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N39
dffeas \cpu_datapath|stage_ID|regfile|data[7][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[5][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[4][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[6][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~91 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~91_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][22]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][22]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][22]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[4][22]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[4][22]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][22]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][22]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][22]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][22]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~91 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~91 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs2~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N23
dffeas \cpu_datapath|stage_ID|regfile|data[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~92 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~92_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][22]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][22]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][22]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[3][22]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][22]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~91_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][22]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][22]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~91_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][22]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][22]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[3][22]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~91_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][22]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~92 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~92 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu_datapath|sreg_ID_EX|rs2~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~95 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~95_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~90_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~92_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~93_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~94_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~90_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~92_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~93_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~94_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~90_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~92_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~93_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~94_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~90_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~92_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~93_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~94_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~93_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~94_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~90_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~95 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~95 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \cpu_datapath|sreg_ID_EX|rs2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~97 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~97_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[23]~12_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector8~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [23])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~94  ))
// \cpu_datapath|stage_EX|ALU|Add0~98  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[23]~12_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector8~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [23])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~94  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [23]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector8~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~97_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~97 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~97 .lut_mask = 64'h0000569A000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~101 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~101_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector7~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [24])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~98  ))
// \cpu_datapath|stage_EX|ALU|Add0~102  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector7~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [24])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~98  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [24]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector7~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~101_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~101 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~101 .lut_mask = 64'h0000569A000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N0
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~85 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~85_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~101_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ) # ((\cpu_datapath|sreg_EX_MEM|alu~84_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~82_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~101_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu~84_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~82_combout )))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~82_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~84_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~85 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~85 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu_datapath|sreg_EX_MEM|alu~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \cpu_datapath|sreg_EX_MEM|alu[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \cpu_datapath|sreg_MEM_WB|alu[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N33
dffeas \cpu_datapath|sreg_EX_MEM|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|pc[24]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|pc[24]~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|pc [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|pc [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|pc[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[24]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|pc[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|pc[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \cpu_datapath|sreg_MEM_WB|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|pc[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N21
dffeas \cpu_datapath|sreg_EX_MEM|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N4
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|pc[23]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|pc[23]~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|pc [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|pc [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|pc[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[23]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|pc[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|pc[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \cpu_datapath|sreg_MEM_WB|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|pc[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~85 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~85_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [23] ) + ( \cpu_datapath|stage_WB|Add0~82  ))
// \cpu_datapath|stage_WB|Add0~86  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [23] ) + ( \cpu_datapath|stage_WB|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [23]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~85_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~85 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~85 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~89 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~89_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [24] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~86  ))
// \cpu_datapath|stage_WB|Add0~90  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [24] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~89_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~89 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N24
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector7~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector7~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [24] & ( \cpu_datapath|stage_WB|Add0~89_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [24])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [24] & ( \cpu_datapath|stage_WB|Add0~89_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [24])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [24] & ( !\cpu_datapath|stage_WB|Add0~89_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [24]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [24] & ( !\cpu_datapath|stage_WB|Add0~89_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [24])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [24]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [24]),
	.dataf(!\cpu_datapath|stage_WB|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector7~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector7~0 .lut_mask = 64'h004488CC2266AAEE;
defparam \cpu_datapath|stage_WB|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector7~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector7~1_combout  = ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( \cpu_datapath|stage_WB|Selector7~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~2_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|data [24])))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector30~2_combout )) # (\cpu_datapath|stage_WB|Selector24~1_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// \cpu_datapath|stage_WB|Selector7~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~2_combout ) # (\cpu_datapath|sreg_MEM_WB|data [24])))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (\cpu_datapath|stage_WB|Selector24~1_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout )))) ) ) ) # ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector7~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout 
//  & (((\cpu_datapath|sreg_MEM_WB|data [24] & \cpu_datapath|stage_WB|Selector30~2_combout )))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector30~2_combout )) # (\cpu_datapath|stage_WB|Selector24~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector7~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|sreg_MEM_WB|data [24] & \cpu_datapath|stage_WB|Selector30~2_combout )))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datac(!\cpu_datapath|sreg_MEM_WB|data [24]),
	.datad(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datae(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector7~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector7~1 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu_datapath|stage_WB|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N16
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][24]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][24]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][24]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \cpu_datapath|stage_ID|regfile|data[12][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~64 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~64_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][24]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][24]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|stage_ID|regfile|data[14][24]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[14][24]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][24]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[15][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][24]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][24]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][24]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][24]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~64 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~64 .lut_mask = 64'h270027AA275527FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~63 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~63_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|stage_ID|regfile|data[9][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[10][24]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][24]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[8][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[9][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][24]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|stage_ID|regfile|data[9][24]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[10][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[9][24]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][24]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[10][24]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][24]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][24]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~63 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~63 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~57 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~57_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][24]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[21][24]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][24]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[25][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][24]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][24]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][24]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][24]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~57 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~57 .lut_mask = 64'h550F550F330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~58 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~58_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[22][24]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[22][24]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][24]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][24]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][24]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][24]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[22][24]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~58 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~58 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~56 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~56_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][24]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][24]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[16][24]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][24]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][24]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[16][24]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[20][24]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][24]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[24][24]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[20][24]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][24]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][24]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][24]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~56 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~56 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~59 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~59_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][24]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][24]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][24]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][24]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][24]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][24]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][24]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][24]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~59 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~59 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~60 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~60_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~56_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~59_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~57_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~58_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~56_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~59_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~57_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~58_combout )) 
// # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~56_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~59_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~57_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~58_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~56_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~59_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~57_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~58_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~57_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~58_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~56_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~60 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~60 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~61 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~61_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[5][24]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][24]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[5][24]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][24]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][24]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][24]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][24]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[6][24]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][24]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][24]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][24]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][24]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~61 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~61 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~62 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~62_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][24]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][24]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][24]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][24]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][24]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|sreg_ID_EX|rs1~61_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[2][24]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][24]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|sreg_ID_EX|rs1~61_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[2][24]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][24]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~61_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[2][24]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][24]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~62 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~62 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~65 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~65_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~60_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~62_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~63_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~64_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~60_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~62_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~63_combout  & \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1~64_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~60_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~62_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1~63_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~64_combout  & ((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~60_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~62_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~63_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~64_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~64_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~63_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~60_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~65 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~65 .lut_mask = 64'h0035F0350F35FF35;
defparam \cpu_datapath|sreg_ID_EX|rs1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \cpu_datapath|sreg_ID_EX|rs1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[24]~5 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( \cpu_datapath|sreg_ID_EX|rs1 [24] & ( \cpu_datapath|sreg_ID_EX|pc [24] ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( 
// \cpu_datapath|sreg_ID_EX|rs1 [24] ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( !\cpu_datapath|sreg_ID_EX|rs1 [24] & ( \cpu_datapath|sreg_ID_EX|pc [24] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [24]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[24]~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[24]~5 .lut_mask = 64'h000000FFFFFF00FF;
defparam \cpu_datapath|stage_EX|alumux1_out[24]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~21 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[24]~5_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[24]~5_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[23]~12_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~21 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~21 .lut_mask = 64'h000F5353F0FF5353;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y20_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~56 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~56_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  
// & (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ))))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  
// & (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ))))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~21_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~56 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~56 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu_datapath|sreg_EX_MEM|alu~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~25 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout  = ( \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (((\cpu_datapath|stage_EX|Selector30~0_combout ) # (\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) 
// ) # ( \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~25 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~25 .lut_mask = 64'h000080007FFFFFFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~30 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  = ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ) # (\cpu_datapath|stage_EX|Selector29~0_combout 
// ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ))) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~13_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~21_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~30 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~30 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~55 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~55_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~61_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ) # ((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~61_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & 
// ((!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~61_sumout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout )) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~61_sumout  & ( (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout )) ) ) 
// )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~55 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~55 .lut_mask = 64'h0044226688CCAAEE;
defparam \cpu_datapath|sreg_EX_MEM|alu~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~58 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~58_combout  = ( !\rst~input_o  & ( \cpu_datapath|sreg_EX_MEM|alu~55_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu~57_combout ))) # 
// (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (((\cpu_datapath|sreg_EX_MEM|alu~56_combout )))) ) ) ) # ( !\rst~input_o  & ( !\cpu_datapath|sreg_EX_MEM|alu~55_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & 
// (\cpu_datapath|sreg_EX_MEM|alu~57_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (((\cpu_datapath|sreg_EX_MEM|alu~56_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu~57_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~56_combout ),
	.datae(!\rst~input_o ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~58 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~58 .lut_mask = 64'h101F0000D0DF0000;
defparam \cpu_datapath|sreg_EX_MEM|alu~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N37
dffeas \cpu_datapath|sreg_EX_MEM|alu[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N31
dffeas \cpu_datapath|sreg_MEM_WB|alu[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~49 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~49_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [14] ) + ( \cpu_datapath|stage_WB|Add0~46  ))
// \cpu_datapath|stage_WB|Add0~50  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [14] ) + ( \cpu_datapath|stage_WB|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [14]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~49_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~49 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector17~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector17~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [14] & ( \cpu_datapath|stage_WB|Add0~49_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [14] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [14] & ( \cpu_datapath|stage_WB|Add0~49_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) 
// # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [14] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [14] & ( !\cpu_datapath|stage_WB|Add0~49_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [14]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [14] & ( !\cpu_datapath|stage_WB|Add0~49_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [14] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [14]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [14]),
	.dataf(!\cpu_datapath|stage_WB|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector17~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector17~0 .lut_mask = 64'h1010B0B01A1ABABA;
defparam \cpu_datapath|stage_WB|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N2
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector17~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector17~1_combout  = ( \cpu_datapath|stage_WB|Selector19~1_combout  & ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout ) # (\cpu_datapath|sreg_MEM_WB|data [14]) ) ) ) # ( 
// !\cpu_datapath|stage_WB|Selector19~1_combout  & ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector17~0_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((\cpu_datapath|sreg_MEM_WB|data [30]))) ) ) ) # ( \cpu_datapath|stage_WB|Selector19~1_combout  & ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( (\cpu_datapath|sreg_MEM_WB|data [14] & \cpu_datapath|stage_WB|Selector30~2_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_WB|Selector19~1_combout  & ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector17~0_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((\cpu_datapath|sreg_MEM_WB|data [30]))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [14]),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector17~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [30]),
	.datae(!\cpu_datapath|stage_WB|Selector19~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector17~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector17~1 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \cpu_datapath|stage_WB|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N13
dffeas \cpu_datapath|stage_ID|regfile|data[8][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~313 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~313_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][14]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][14]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[8][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// \cpu_datapath|stage_ID|regfile|data[9][14]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][14]~q  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [16]))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[9][14]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][14]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[10][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][14]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][14]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][14]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[10][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~313 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~313 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~314 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~314_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[14][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][14]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][14]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & ((\cpu_datapath|stage_ID|regfile|data[15][14]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata 
// [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][14]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][14]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][14]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][14]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][14]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][14]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][14]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~314 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~314 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu_datapath|sreg_ID_EX|rs1~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~309 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~309_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[27][14]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][14]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[27][14]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][14]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[27][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][14]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[27][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[19][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][14]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][14]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][14]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~309 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~309 .lut_mask = 64'h02A207A752F257F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~309 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~306 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~306_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[24][14]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[24][14]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][14]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][14]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[20][14]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][14]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][14]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~306 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~306 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~306 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~308 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~308_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][14]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][14]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][14]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][14]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][14]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][14]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][14]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[18][14]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][14]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][14]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][14]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][14]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~308 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~308 .lut_mask = 64'h5030503F5F305F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y32_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~307 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~307_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][14]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[25][14]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][14]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][14]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[21][14]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][14]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[21][14]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~307 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~307 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu_datapath|sreg_ID_EX|rs1~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~310 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~310_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~308_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~307_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// (\cpu_datapath|sreg_ID_EX|rs1~306_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|sreg_ID_EX|rs1~309_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~308_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~307_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~306_combout  & !\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata 
// [16])) # (\cpu_datapath|sreg_ID_EX|rs1~309_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~308_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~307_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// (\cpu_datapath|sreg_ID_EX|rs1~306_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~309_combout  & ((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~308_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~307_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~306_combout  & !\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|sreg_ID_EX|rs1~309_combout  & ((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~309_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~306_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~308_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~307_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~310 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~310 .lut_mask = 64'h300530F53F053FF5;
defparam \cpu_datapath|sreg_ID_EX|rs1~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~311 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~311_combout  = ( \cpu_datapath|stage_ID|regfile|data[4][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[5][14]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][14]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[4][14]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][14]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[7][14]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[4][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[6][14]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[4][14]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// \cpu_datapath|stage_ID|regfile|data[6][14]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][14]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][14]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[4][14]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~311 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~311 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \cpu_datapath|sreg_ID_EX|rs1~311 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~312 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~312_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][14]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][14]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][14]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][14]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][14]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|sreg_ID_EX|rs1~311_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[2][14]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][14]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|sreg_ID_EX|rs1~311_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[2][14]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][14]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~311_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[2][14]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][14]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~312 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~312 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~315 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~315_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~312_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~313_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~314_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~312_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~310_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~312_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~313_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~314_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~312_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1~310_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~313_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~314_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~310_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~315 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~315 .lut_mask = 64'h00F053530FFF5353;
defparam \cpu_datapath|sreg_ID_EX|rs1~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \cpu_datapath|sreg_ID_EX|rs1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[14]~30 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[14]~30_combout  = ( \cpu_datapath|sreg_ID_EX|pc [14] & ( (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|rs1 [14]) ) ) # ( !\cpu_datapath|sreg_ID_EX|pc [14] & ( (\cpu_datapath|sreg_ID_EX|rs1 
// [14] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [14]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[14]~30 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[14]~30 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu_datapath|stage_EX|alumux1_out[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~18 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[16]~13_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  
// & ( \cpu_datapath|stage_EX|alumux1_out[14]~30_combout  ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~18 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~18 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~12 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  = ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout )) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout 
// ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~12 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~12 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~13 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[19]~16_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~13 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~13 .lut_mask = 64'h535300F053530FFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~52 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~52_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout )) 
// # (\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout )) # 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout  & 
// (!\cpu_datapath|stage_EX|Selector29~0_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout  & 
// (!\cpu_datapath|stage_EX|Selector29~0_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~52 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~52 .lut_mask = 64'h202570752A2F7A7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~51 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~51_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & ((\cpu_datapath|stage_EX|ALU|Add0~57_sumout ))) # (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout )) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Add0~57_sumout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~51 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~51 .lut_mask = 64'h1D1D1D1D00CC00CC;
defparam \cpu_datapath|sreg_EX_MEM|alu~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~54 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~54_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~52_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~51_combout  & ( (!\rst~input_o  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout )) # 
// (\cpu_datapath|sreg_EX_MEM|alu~53_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~52_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~51_combout  & ( (!\rst~input_o  & (!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [2]) # (\cpu_datapath|sreg_EX_MEM|alu~53_combout )))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~52_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~51_combout  & ( (!\rst~input_o  & (((\cpu_datapath|sreg_EX_MEM|alu~53_combout  & 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~52_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~51_combout  & ( (!\rst~input_o  & 
// (\cpu_datapath|sreg_EX_MEM|alu~53_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & \cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu~53_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~52_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~54 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~54 .lut_mask = 64'h00200A2AA020AA2A;
defparam \cpu_datapath|sreg_EX_MEM|alu~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \cpu_datapath|sreg_EX_MEM|alu[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N11
dffeas \cpu_datapath|sreg_MEM_WB|alu[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N10
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector18~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector18~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [13] & ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [13]) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|alu [13] & ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [13]) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [13] & ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]) # (\cpu_datapath|stage_WB|Add0~45_sumout ) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [13] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|stage_WB|Add0~45_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datac(!\cpu_datapath|stage_WB|Add0~45_sumout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [13]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [13]),
	.dataf(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector18~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector18~0 .lut_mask = 64'h0303CFCF00CC00CC;
defparam \cpu_datapath|stage_WB|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N14
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector18~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector18~1_combout  = ( \cpu_datapath|stage_WB|Selector19~1_combout  & ( \cpu_datapath|stage_WB|Selector18~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [13])) ) ) ) # ( !\cpu_datapath|stage_WB|Selector19~1_combout  & ( \cpu_datapath|stage_WB|Selector18~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|data [29]) ) ) ) # ( \cpu_datapath|stage_WB|Selector19~1_combout  & ( !\cpu_datapath|stage_WB|Selector18~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [13])) ) ) ) # ( !\cpu_datapath|stage_WB|Selector19~1_combout  & ( !\cpu_datapath|stage_WB|Selector18~0_combout  & ( (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// \cpu_datapath|sreg_MEM_WB|data [29]) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [13]),
	.datab(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [29]),
	.datae(!\cpu_datapath|stage_WB|Selector19~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector18~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector18~1 .lut_mask = 64'h000F3535F0FF3535;
defparam \cpu_datapath|stage_WB|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \cpu_datapath|stage_ID|regfile|data[15][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~304 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~304_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[12][13]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[15][13]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][13]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[12][13]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[15][13]~q  & (\cpu_datapath|sreg_IF_ID|rdata [16]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[12][13]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[15][13]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[14][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[12][13]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][13]~q  & (\cpu_datapath|sreg_IF_ID|rdata [16]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][13]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][13]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[14][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~304 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~304 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cpu_datapath|sreg_ID_EX|rs1~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~299 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~299_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][13]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][13]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][13]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][13]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[23][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][13]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[23][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[19][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][13]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][13]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][13]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[23][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~299 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~299 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~299 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~297 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~297_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # 
// (\cpu_datapath|stage_ID|regfile|data[21][13]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[25][13]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[21][13]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][13]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[21][13]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[25][13]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[21][13]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][13]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][13]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][13]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~297 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~297 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|sreg_ID_EX|rs1~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~296 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~296_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[20][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[24][13]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][13]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[16][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[20][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[24][13]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[20][13]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[24][13]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[20][13]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[24][13]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][13]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][13]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~296 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~296 .lut_mask = 64'h03440377CF44CF77;
defparam \cpu_datapath|sreg_ID_EX|rs1~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~298 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~298_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[22][13]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][13]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[22][13]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][13]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][13]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][13]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[26][13]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][13]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][13]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[22][13]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][13]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~298 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~298 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~300 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~300_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~296_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~298_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~297_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~299_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~296_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~298_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~297_combout  & \cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|sreg_ID_EX|rs1~299_combout 
// ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~296_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~298_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|sreg_ID_EX|rs1~297_combout )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~299_combout  & ((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~296_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~298_combout  & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~297_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~299_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~299_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~297_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~296_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~300 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~300 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs1~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~303 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~303_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][13]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][13]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[10][13]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][13]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[8][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][13]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[8][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[10][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][13]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[9][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][13]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][13]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][13]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[10][13]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~303 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~303 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~301 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~301_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[4][13]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][13]~q  & ( \cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[4][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][13]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[4][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][13]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][13]~q  & ( !\cpu_datapath|stage_ID|regfile|data[6][13]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[4][13]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][13]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][13]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][13]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][13]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~301 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~301 .lut_mask = 64'h0A220A775F225F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~302 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~302_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][13]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][13]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][13]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][13]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][13]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~301_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][13]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][13]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~301_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][13]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[2][13]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][13]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~301_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][13]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~302 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~302 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~302 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~305 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~305_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~302_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~304_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~302_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~300_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~303_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~302_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~304_combout  & \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~302_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~300_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~303_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~304_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~300_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~303_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~305 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~305 .lut_mask = 64'h303F0505303FF5F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \cpu_datapath|sreg_ID_EX|rs1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[13]~29 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [13] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [13]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [13] & ( (\cpu_datapath|sreg_ID_EX|pc 
// [13] & \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [13]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[13]~29 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[13]~29 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu_datapath|stage_EX|alumux1_out[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~31 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[14]~30_combout  & \cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~31 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~31 .lut_mask = 64'h05F5030305F5F3F3;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~22 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & !\cpu_datapath|stage_EX|Selector29~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~22 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~22 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~37 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~37_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ))))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector27~0_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~37 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~37 .lut_mask = 64'h440C440C770C770C;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~24 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout  = ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & !\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) # ( !\cpu_datapath|stage_EX|Selector29~0_combout 
//  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~24 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~24 .lut_mask = 64'h0C3F0C3F44444444;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~27 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout  = ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & ((((\cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout ))))) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout 
// )))) ) ) # ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( ((!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.datag(!\cpu_datapath|stage_EX|ALU|ShiftRight0~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~27 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~27 .lut_mask = 64'h0F110F550FDD0F55;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector20~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector20~0_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|Add0~49_sumout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|stage_EX|Selector27~0_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// ((\cpu_datapath|stage_EX|ALU|Add0~49_sumout ))))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((\cpu_datapath|stage_EX|ALU|Add0~49_sumout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & \cpu_datapath|stage_EX|ALU|Add0~49_sumout )) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((\cpu_datapath|stage_EX|ALU|Add0~49_sumout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|stage_EX|Selector27~0_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((\cpu_datapath|stage_EX|ALU|Add0~49_sumout ))))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout  & ( (\cpu_datapath|stage_EX|ALU|Add0~49_sumout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] $ (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datac(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Add0~49_sumout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector20~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector20~0 .lut_mask = 64'h009940D922BB62FB;
defparam \cpu_datapath|stage_EX|ALU|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector20~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector20~1_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ( (((\cpu_datapath|stage_EX|ALU|Selector20~0_combout ))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((!\cpu_datapath|stage_EX|Selector20~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout )))) # (\cpu_datapath|stage_EX|Selector20~0_combout  & (((!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~37_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|Selector20~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[11]~27_combout )))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector20~0_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~37_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.datag(!\cpu_datapath|stage_EX|ALU|Selector20~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector20~1 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|ALU|Selector20~1 .lut_mask = 64'h0F0F47440F0F8BDD;
defparam \cpu_datapath|stage_EX|ALU|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \cpu_datapath|sreg_EX_MEM|alu[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|ALU|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \cpu_datapath|sreg_MEM_WB|alu[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~37 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~37_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [11] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~34  ))
// \cpu_datapath|stage_WB|Add0~38  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [11] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~37_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~37 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y56_N32
arriaii_io_ibuf \data_rdata[11]~input (
	.i(data_rdata[11]),
	.ibar(gnd),
	.o(\data_rdata[11]~input_o ));
// synopsys translate_off
defparam \data_rdata[11]~input .bus_hold = "false";
defparam \data_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \cpu_datapath|sreg_MEM_WB|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N14
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector20~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector20~0_combout  = ( \cpu_datapath|stage_WB|Selector24~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & 
// ((\cpu_datapath|sreg_MEM_WB|data [27]))) ) ) # ( !\cpu_datapath|stage_WB|Selector24~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] 
// & (\cpu_datapath|sreg_MEM_WB|data [11])) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [11]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [27]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector20~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector20~0 .lut_mask = 64'h1D1D1D1D0C3F0C3F;
defparam \cpu_datapath|stage_WB|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector20~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector20~1_combout  = ( \cpu_datapath|stage_WB|Add0~37_sumout  & ( \cpu_datapath|stage_WB|Selector20~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~1_combout ) # ((\cpu_datapath|sreg_MEM_WB|alu [11] & 
// !\cpu_datapath|stage_WB|Selector22~0_combout )) ) ) ) # ( !\cpu_datapath|stage_WB|Add0~37_sumout  & ( \cpu_datapath|stage_WB|Selector20~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~0_combout  & ((!\cpu_datapath|stage_WB|Selector22~1_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|alu [11]))) ) ) ) # ( \cpu_datapath|stage_WB|Add0~37_sumout  & ( !\cpu_datapath|stage_WB|Selector20~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~1_combout  & ((\cpu_datapath|stage_WB|Selector22~0_combout ))) # 
// (\cpu_datapath|stage_WB|Selector22~1_combout  & (\cpu_datapath|sreg_MEM_WB|alu [11] & !\cpu_datapath|stage_WB|Selector22~0_combout )) ) ) ) # ( !\cpu_datapath|stage_WB|Add0~37_sumout  & ( !\cpu_datapath|stage_WB|Selector20~0_combout  & ( 
// (\cpu_datapath|sreg_MEM_WB|alu [11] & (\cpu_datapath|stage_WB|Selector22~1_combout  & !\cpu_datapath|stage_WB|Selector22~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|alu [11]),
	.datac(!\cpu_datapath|stage_WB|Selector22~1_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector22~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Add0~37_sumout ),
	.dataf(!\cpu_datapath|stage_WB|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector20~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector20~1 .lut_mask = 64'h030003F0F300F3F0;
defparam \cpu_datapath|stage_WB|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \cpu_datapath|stage_ID|regfile|data[10][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~283 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~283_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// ((\cpu_datapath|stage_ID|regfile|data[9][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[10][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[8][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((\cpu_datapath|stage_ID|regfile|data[9][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[10][11]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[10][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][11]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[10][11]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][11]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][11]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~283 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~283 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~284 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~284_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[14][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][11]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][11]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[14][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[15][11]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][11]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[15][11]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][11]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][11]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[15][11]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][11]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][11]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][11]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~284 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~284 .lut_mask = 64'h00473347CC47FF47;
defparam \cpu_datapath|sreg_ID_EX|rs1~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~281 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~281_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][11]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][11]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][11]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][11]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[4][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][11]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][11]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][11]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][11]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~281 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~281 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~282 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~282_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][11]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][11]~q ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][11]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & \cpu_datapath|stage_ID|regfile|data[2][11]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][11]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~281_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][11]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][11]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~281_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][11]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~281_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[2][11]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][11]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~282 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~282 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~282 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~279 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~279_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17]) # 
// ((\cpu_datapath|stage_ID|regfile|data[23][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[27][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][11]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[19][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17]) # ((\cpu_datapath|stage_ID|regfile|data[23][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[27][11]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[23][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[27][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[23][11]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[27][11]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][11]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][11]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~279 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~279 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~279 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~278 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~278_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[22][11]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[22][11]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][11]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][11]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][11]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[22][11]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][11]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][11]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][11]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~278 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~278 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~278 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~276 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~276_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[24][11]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[24][11]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][11]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][11]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[20][11]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[20][11]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][11]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][11]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][11]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~276 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~276 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~277 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~277_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][11]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[25][11]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][11]~q  & ( \cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[17][11]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[25][11]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][11]~q  & ( !\cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][11]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][11]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][11]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[21][11]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][11]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][11]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][11]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][11]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][11]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[21][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~277 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~277 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y31_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~280 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~280_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( \cpu_datapath|sreg_ID_EX|rs1~277_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|sreg_ID_EX|rs1~279_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( \cpu_datapath|sreg_ID_EX|rs1~277_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~276_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_ID_EX|rs1~278_combout )) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( !\cpu_datapath|sreg_ID_EX|rs1~277_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~279_combout  & \cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( !\cpu_datapath|sreg_ID_EX|rs1~277_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~276_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_ID_EX|rs1~278_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~279_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~278_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~276_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~280 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~280 .lut_mask = 64'h03CF111103CFDDDD;
defparam \cpu_datapath|sreg_ID_EX|rs1~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~285 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~285_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~284_combout  ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~283_combout  ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~282_combout  ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~280_combout  ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~283_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~284_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~282_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~280_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~285 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~285 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu_datapath|sreg_ID_EX|rs1~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N37
dffeas \cpu_datapath|sreg_ID_EX|rs1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[11]~27 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [11] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [11]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [11] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [11]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[11]~27 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[11]~27 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[11]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~7 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout  = ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout  & 
// !\cpu_datapath|stage_EX|Selector30~0_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~7 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~7 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout  = ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ))))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ))))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout 
// ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~3 .lut_mask = 64'h404C434F707C737F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~8 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[14]~30_combout  ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  
// & ( \cpu_datapath|stage_EX|alumux1_out[13]~29_combout  ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~8 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N12
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~30 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~30_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout 
// )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout ))))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout ))))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~30 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~30 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector23~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector23~1_combout  = ( \cpu_datapath|stage_EX|Selector23~0_combout  & ( !\cpu_datapath|stage_EX|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector23~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector23~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu_datapath|stage_EX|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~31 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~31_combout  = ( \cpu_datapath|stage_EX|Selector23~1_combout  & ( \cpu_datapath|stage_EX|alumux1_out[8]~24_combout  & ( ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) ) ) # ( !\cpu_datapath|stage_EX|Selector23~1_combout  & ( \cpu_datapath|stage_EX|alumux1_out[8]~24_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( \cpu_datapath|stage_EX|Selector23~1_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[8]~24_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # 
// ( !\cpu_datapath|stage_EX|Selector23~1_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[8]~24_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight0~15_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|Selector23~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~31 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~31 .lut_mask = 64'h0020FF20FF200F2F;
defparam \cpu_datapath|sreg_EX_MEM|alu~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~32 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~32_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~31_combout  & ( (!\rst~input_o  & \cpu_datapath|sreg_EX_MEM|alu~30_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~31_combout  & ( (!\rst~input_o  & ((\cpu_datapath|sreg_EX_MEM|alu~29_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) ) ) ) # ( 
// \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~31_combout  & ( (!\rst~input_o  & \cpu_datapath|sreg_EX_MEM|alu~30_combout ) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~31_combout  & ( (!\rst~input_o  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & \cpu_datapath|sreg_EX_MEM|alu~29_combout )) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~29_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~30_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~32 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~32 .lut_mask = 64'h080800AA2A2A00AA;
defparam \cpu_datapath|sreg_EX_MEM|alu~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N33
dffeas \cpu_datapath|sreg_EX_MEM|alu[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \cpu_datapath|sreg_MEM_WB|alu[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~25 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~25_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [8] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~22  ))
// \cpu_datapath|stage_WB|Add0~26  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [8] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~25_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~25 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y33_N63
arriaii_io_ibuf \data_rdata[8]~input (
	.i(data_rdata[8]),
	.ibar(gnd),
	.o(\data_rdata[8]~input_o ));
// synopsys translate_off
defparam \data_rdata[8]~input .bus_hold = "false";
defparam \data_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y26_N39
dffeas \cpu_datapath|sreg_MEM_WB|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N2
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector23~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector23~0_combout  = ( \cpu_datapath|stage_WB|Selector24~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & 
// ((\cpu_datapath|sreg_MEM_WB|data [24]))) ) ) # ( !\cpu_datapath|stage_WB|Selector24~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] 
// & (\cpu_datapath|sreg_MEM_WB|data [8])) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [8]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [24]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector23~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector23~0 .lut_mask = 64'h1D1D1D1D0C3F0C3F;
defparam \cpu_datapath|stage_WB|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector23~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector23~1_combout  = ( \cpu_datapath|stage_WB|Selector23~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~0_combout  & ((!\cpu_datapath|stage_WB|Selector22~1_combout ) # ((\cpu_datapath|sreg_MEM_WB|alu [8])))) # 
// (\cpu_datapath|stage_WB|Selector22~0_combout  & (!\cpu_datapath|stage_WB|Selector22~1_combout  & ((\cpu_datapath|stage_WB|Add0~25_sumout )))) ) ) # ( !\cpu_datapath|stage_WB|Selector23~0_combout  & ( (!\cpu_datapath|stage_WB|Selector22~0_combout  & 
// (\cpu_datapath|stage_WB|Selector22~1_combout  & (\cpu_datapath|sreg_MEM_WB|alu [8]))) # (\cpu_datapath|stage_WB|Selector22~0_combout  & (!\cpu_datapath|stage_WB|Selector22~1_combout  & ((\cpu_datapath|stage_WB|Add0~25_sumout )))) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector22~0_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector22~1_combout ),
	.datac(!\cpu_datapath|sreg_MEM_WB|alu [8]),
	.datad(!\cpu_datapath|stage_WB|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector23~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector23~1 .lut_mask = 64'h024602468ACE8ACE;
defparam \cpu_datapath|stage_WB|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \cpu_datapath|stage_ID|regfile|data[9][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~253 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~253_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])) # 
// (\cpu_datapath|stage_ID|regfile|data[9][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[10][8]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][8]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[9][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[10][8]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[9][8]~q  & (\cpu_datapath|sreg_IF_ID|rdata [15]))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[10][8]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[8][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[9][8]~q  & (\cpu_datapath|sreg_IF_ID|rdata [15]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[10][8]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][8]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[10][8]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~253 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~253 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~254 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~254_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][8]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][8]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][8]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][8]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][8]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[12][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][8]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][8]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~254 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~254 .lut_mask = 64'h30503F50305F3F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~251 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~251_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][8]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[6][8]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][8]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[6][8]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][8]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[5][8]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][8]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][8]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][8]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][8]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][8]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~251 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~251 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~252 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~252_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][8]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][8]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][8]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][8]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][8]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~251_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][8]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][8]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~251_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][8]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[2][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][8]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~251_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][8]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~252 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~252 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~247 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~247_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[21][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][8]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][8]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[21][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[25][8]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[21][8]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][8]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[21][8]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[25][8]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[21][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][8]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~247 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~247 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu_datapath|sreg_ID_EX|rs1~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~248 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~248_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][8]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[22][8]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[18][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// \cpu_datapath|stage_ID|regfile|data[22][8]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][8]~q  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [18]))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[22][8]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][8]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[26][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][8]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][8]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[22][8]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~248 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~248 .lut_mask = 64'h207025752A7A2F7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~246 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~246_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][8]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][8]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][8]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][8]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][8]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][8]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[16][8]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][8]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][8]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[20][8]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~246 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~246 .lut_mask = 64'h220A225F770A775F;
defparam \cpu_datapath|sreg_ID_EX|rs1~246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~249 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~249_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][8]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][8]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][8]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][8]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[23][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][8]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][8]~q  & ( !\cpu_datapath|stage_ID|regfile|data[23][8]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[19][8]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][8]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][8]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][8]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][8]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[23][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~249 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~249 .lut_mask = 64'h3050305F3F503F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~250 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~250_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~246_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~249_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~247_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~248_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~246_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~249_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~247_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~248_combout 
// )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~246_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~249_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~247_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~248_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~246_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~249_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~247_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~248_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~247_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~248_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~246_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~249_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~250 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~250 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~255 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~255_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~252_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~250_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~253_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~254_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~252_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~250_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~253_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~254_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~252_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~250_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~253_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~254_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~252_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~250_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~253_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~254_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~253_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~254_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~252_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~255 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~255 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu_datapath|sreg_ID_EX|rs1~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \cpu_datapath|sreg_ID_EX|rs1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[8]~24 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[8]~24_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [8] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [8]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [8] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [8]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [8]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[8]~24 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[8]~24 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu_datapath|stage_EX|alumux1_out[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~19 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[7]~23_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~19 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~19 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector30~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout 
// ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE .lut_mask = 64'h404C707C434F737F;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~27 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout  = ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[10]~26_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & 
// \cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[10]~26_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[13]~29_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & \cpu_datapath|stage_EX|Selector31~0_combout 
// )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[13]~29_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~27 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~27 .lut_mask = 64'h4403770344CF77CF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~10 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout  = ( \cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ) # (\cpu_datapath|stage_EX|Selector31~0_combout 
// ))) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout )) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~10 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~10 .lut_mask = 64'h2020202070707070;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~28 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout  & ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ) # (\cpu_datapath|stage_EX|Selector28~0_combout 
// ) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout  & ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout  & ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout  & ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~28 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~28 .lut_mask = 64'h05AF05AF22227777;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~44 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & !\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~44 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~44 .lut_mask = 64'h0C3F44440C3F7777;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \cpu_datapath|sreg_IF_ID|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N33
dffeas \cpu_datapath|sreg_ID_EX|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N15
dffeas \cpu_datapath|stage_ID|regfile|data[8][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N31
dffeas \cpu_datapath|stage_ID|regfile|data[9][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \cpu_datapath|stage_ID|regfile|data[10][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \cpu_datapath|stage_ID|regfile|data[11][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~93 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~93_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[10][27]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[10][27]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][27]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][27]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][27]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~93 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~93 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \cpu_datapath|stage_ID|regfile|data[14][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \cpu_datapath|stage_ID|regfile|data[13][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N38
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][27]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][27]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][27]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N39
dffeas \cpu_datapath|stage_ID|regfile|data[12][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~94 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~94_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][27]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][27]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[14][27]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][27]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][27]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[14][27]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[15][27]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][27]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][27]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[14][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[15][27]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][27]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~94 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~94 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs1~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N35
dffeas \cpu_datapath|stage_ID|regfile|data[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \cpu_datapath|stage_ID|regfile|data[3][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N11
dffeas \cpu_datapath|stage_ID|regfile|data[5][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[7][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[6][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[4][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~91 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~91_combout  = ( \cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[5][27]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[7][27]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[5][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[7][27]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[6][27]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// \cpu_datapath|stage_ID|regfile|data[6][27]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[7][27]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[6][27]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[4][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~91 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~91 .lut_mask = 64'h0055AAFF27272727;
defparam \cpu_datapath|sreg_ID_EX|rs1~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~92 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~92_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][27]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~91_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # 
// (\cpu_datapath|stage_ID|regfile|data[1][27]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[2][27]~q ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][27]~q 
//  & ( \cpu_datapath|sreg_ID_EX|rs1~91_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][27]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & \cpu_datapath|stage_ID|regfile|data[2][27]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][27]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~91_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][27]~q  & (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[2][27]~q ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) ) # 
// ( !\cpu_datapath|stage_ID|regfile|data[3][27]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~91_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][27]~q  & (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & \cpu_datapath|stage_ID|regfile|data[2][27]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][27]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[2][27]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][27]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~92 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~92 .lut_mask = 64'h02520757A2F2A7F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y31_N7
dffeas \cpu_datapath|stage_ID|regfile|data[18][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N3
dffeas \cpu_datapath|stage_ID|regfile|data[22][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[26][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[30][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~88 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~88_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[26][27]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[26][27]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][27]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[22][27]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][27]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~88 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~88 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[20][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N15
dffeas \cpu_datapath|stage_ID|regfile|data[24][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[16][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[28][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~86 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~86_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[20][27]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[20][27]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][27]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[24][27]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[24][27]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][27]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][27]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~86 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~86 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][27]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][27]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][27]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[17][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[17][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N22
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][27]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][27]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][27]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[25][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[21][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N13
dffeas \cpu_datapath|stage_ID|regfile|data[29][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~87 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~87_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][27]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[21][27]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][27]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[25][27]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][27]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[21][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~87 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~87 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N9
dffeas \cpu_datapath|stage_ID|regfile|data[19][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N31
dffeas \cpu_datapath|stage_ID|regfile|data[27][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[23][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[31][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~89 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~89_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][27]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][27]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][27]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][27]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][27]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[23][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~89 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~89 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~90 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~90_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~87_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~89_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~86_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & (\cpu_datapath|sreg_ID_EX|rs1~88_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~87_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~89_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|sreg_ID_EX|rs1~86_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|sreg_ID_EX|rs1~88_combout ))) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|rs1~87_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~89_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_ID_EX|rs1~86_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & (\cpu_datapath|sreg_ID_EX|rs1~88_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~87_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~89_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~86_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~88_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~88_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~86_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~87_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~90 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~90 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~95 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~95_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~92_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~90_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~93_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~94_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~92_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~90_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~93_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~94_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~92_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~90_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~93_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~94_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~92_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~90_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~93_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~94_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~93_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~94_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~92_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~95 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~95 .lut_mask = 64'h00530F53F053FF53;
defparam \cpu_datapath|sreg_ID_EX|rs1~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \cpu_datapath|sreg_ID_EX|rs1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[27]~8 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [27] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [27]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [27] & ( (\cpu_datapath|sreg_ID_EX|pc 
// [27] & \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|pc [27]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[27]~8 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[27]~8 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cpu_datapath|stage_EX|alumux1_out[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~104 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~104_combout  = ( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout 
// )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout 
//  & (((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & !\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[27]~8_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~104 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~104 .lut_mask = 64'h4700473347CC47FF;
defparam \cpu_datapath|sreg_EX_MEM|alu~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~40 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  = ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout 
// )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout 
// )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~40 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~40 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~36 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  = ( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( \cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout 
// ))))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout 
// ))))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[15]~31_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[14]~30_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[15]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~36 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~36 .lut_mask = 64'h0503F50305F3F5F3;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N6
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~105 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~105_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~104_combout ))) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~104_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~104_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~104_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~104_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~105 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~105 .lut_mask = 64'h02A252F207A757F7;
defparam \cpu_datapath|sreg_EX_MEM|alu~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N4
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~106 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~106_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~105_combout  & ( ((!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout )) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~105_combout  
// & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~105_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [0] & (\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout ))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~105_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout )) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~24_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~28_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~106 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~106 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y26_N17
dffeas \cpu_datapath|stage_ID|regfile|data[15][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N15
dffeas \cpu_datapath|stage_ID|regfile|data[13][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[12][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N35
dffeas \cpu_datapath|stage_ID|regfile|data[14][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~74 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~74_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[15][29]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|stage_ID|regfile|data[15][29]~q  & \cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][29]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][29]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[13][29]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[13][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~74 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~74 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N35
dffeas \cpu_datapath|stage_ID|regfile|data[8][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \cpu_datapath|stage_ID|regfile|data[11][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N33
dffeas \cpu_datapath|stage_ID|regfile|data[10][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~73 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~73_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[9][29]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][29]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[9][29]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[11][29]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[8][29]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[8][29]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][29]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][29]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[11][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~73 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~73 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N29
dffeas \cpu_datapath|stage_ID|regfile|data[16][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N37
dffeas \cpu_datapath|stage_ID|regfile|data[28][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[24][29]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[24][29]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[24][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][29]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[24][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[24][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N35
dffeas \cpu_datapath|stage_ID|regfile|data[24][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N31
dffeas \cpu_datapath|stage_ID|regfile|data[20][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~66 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~66_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][29]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][29]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][29]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[16][29]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[16][29]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[16][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[28][29]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][29]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~66 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~66 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu_datapath|sreg_ID_EX|rs2~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N11
dffeas \cpu_datapath|stage_ID|regfile|data[25][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N23
dffeas \cpu_datapath|stage_ID|regfile|data[17][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N29
dffeas \cpu_datapath|stage_ID|regfile|data[29][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N9
dffeas \cpu_datapath|stage_ID|regfile|data[21][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~67 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~67_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][29]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[29][29]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][29]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][29]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][29]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][29]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][29]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[29][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~67 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~67 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y30_N1
dffeas \cpu_datapath|stage_ID|regfile|data[31][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N23
dffeas \cpu_datapath|stage_ID|regfile|data[27][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[23][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[19][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~69 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~69_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][29]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][29]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[27][29]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][29]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[27][29]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[31][29]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][29]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[19][29]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[31][29]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[31][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][29]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~69 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~69 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu_datapath|sreg_ID_EX|rs2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[26][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N31
dffeas \cpu_datapath|stage_ID|regfile|data[18][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N15
dffeas \cpu_datapath|stage_ID|regfile|data[30][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[22][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~68 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~68_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[30][29]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[30][29]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][29]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][29]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[30][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~68 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~68 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y32_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~70 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~70_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~68_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~67_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~69_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~68_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~67_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~69_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~68_combout  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_ID_EX|rs2~66_combout ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~68_combout  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|sreg_ID_EX|rs2~66_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~66_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~67_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~69_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~68_combout ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~70 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~70 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N37
dffeas \cpu_datapath|stage_ID|regfile|data[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N37
dffeas \cpu_datapath|stage_ID|regfile|data[3][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N33
dffeas \cpu_datapath|stage_ID|regfile|data[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N39
dffeas \cpu_datapath|stage_ID|regfile|data[4][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N17
dffeas \cpu_datapath|stage_ID|regfile|data[7][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N7
dffeas \cpu_datapath|stage_ID|regfile|data[6][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N11
dffeas \cpu_datapath|stage_ID|regfile|data[5][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~71 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~71_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[4][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[7][29]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][29]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][29]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[7][29]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[4][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[7][29]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[4][29]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[7][29]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][29]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~71 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~71 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu_datapath|sreg_ID_EX|rs2~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~72 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~72_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][29]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~71_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][29]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][29]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][29]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~71_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][29]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// \cpu_datapath|stage_ID|regfile|data[3][29]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][29]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~71_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][29]~q  & 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][29]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][29]~q  & 
// ( !\cpu_datapath|sreg_ID_EX|rs2~71_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][29]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][29]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][29]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[3][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][29]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~72 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~72 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~75 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~75_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~70_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~72_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~73_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~74_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~70_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~72_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~73_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~74_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~70_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~72_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~73_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~74_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~70_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~72_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~73_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~74_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~74_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~73_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~70_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~75 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~75 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \cpu_datapath|sreg_ID_EX|rs2~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N33
dffeas \cpu_datapath|sreg_ID_EX|rs2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N38
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector2~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector2~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|stage_EX|Equal0~0_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( 
// (\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector2~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector2~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_datapath|stage_EX|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~117 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~117_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector3~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [28])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~114  ))
// \cpu_datapath|stage_EX|ALU|Add0~118  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector3~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [28])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~114  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [28]),
	.datad(!\cpu_datapath|stage_EX|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~117_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~117 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~117 .lut_mask = 64'h0000FF000000A965;
defparam \cpu_datapath|stage_EX|ALU|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~121 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~121_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector2~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [29])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~118  ))
// \cpu_datapath|stage_EX|ALU|Add0~122  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector2~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [29])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~118  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [29]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector2~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~121_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~121 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~121 .lut_mask = 64'h0000569A000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[28]~100 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  = ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) ) # ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[28]~100 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[28]~100 .lut_mask = 64'h000F000F00FF00FF;
defparam \cpu_datapath|sreg_EX_MEM|alu[28]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~107 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~107_combout  = ( \cpu_datapath|stage_EX|Selector2~0_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ((!\cpu_datapath|stage_EX|Equal0~1_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [29]))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector2~0_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2 [29] & (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[29]~4_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector2~0_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( ((!\cpu_datapath|stage_EX|Equal0~1_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout )) # (\cpu_datapath|sreg_ID_EX|rs2 [29]) ) ) ) # ( !\cpu_datapath|stage_EX|Selector2~0_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( ((\cpu_datapath|sreg_ID_EX|rs2 [29] & 
// \cpu_datapath|stage_EX|Equal0~1_combout )) # (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [29]),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector2~0_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~107 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~107 .lut_mask = 64'h05FFF5FF000500F5;
defparam \cpu_datapath|sreg_EX_MEM|alu~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~108 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~108_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & \cpu_datapath|sreg_EX_MEM|alu~107_combout ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (((\cpu_datapath|sreg_EX_MEM|alu~107_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout )))) 
// ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~107_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~108 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~108 .lut_mask = 64'h0C1D0C1D0C0C0C0C;
defparam \cpu_datapath|sreg_EX_MEM|alu~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|f~5 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|f~5_combout  = ( \cpu_datapath|stage_EX|Selector2~0_combout  & ( \cpu_datapath|stage_EX|Equal0~1_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2 [29] $ (!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector2~0_combout  & ( \cpu_datapath|stage_EX|Equal0~1_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2 [29] $ (!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector2~0_combout  & ( 
// !\cpu_datapath|stage_EX|Equal0~1_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[29]~4_combout  ) ) ) # ( !\cpu_datapath|stage_EX|Selector2~0_combout  & ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  ) ) 
// )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector2~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|f~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|f~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|f~5 .lut_mask = 64'h00FFFF0055AA55AA;
defparam \cpu_datapath|stage_EX|ALU|f~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~109 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~109_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~108_combout  & ( \cpu_datapath|stage_EX|ALU|f~5_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_EX_MEM|alu~106_combout )) # 
// (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((\cpu_datapath|stage_EX|ALU|Add0~121_sumout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~108_combout  & ( \cpu_datapath|stage_EX|ALU|f~5_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|sreg_EX_MEM|alu~106_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (((\cpu_datapath|stage_EX|ALU|Add0~121_sumout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~108_combout  & ( !\cpu_datapath|stage_EX|ALU|f~5_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (((\cpu_datapath|sreg_EX_MEM|alu~106_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|stage_EX|ALU|Add0~121_sumout )))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~108_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|f~5_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_EX_MEM|alu~106_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// ((\cpu_datapath|stage_EX|ALU|Add0~121_sumout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~106_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Add0~121_sumout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~108_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|f~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~109 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~109 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \cpu_datapath|sreg_EX_MEM|alu[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \cpu_datapath|sreg_MEM_WB|alu[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N27
dffeas \cpu_datapath|sreg_IF_ID|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N39
dffeas \cpu_datapath|sreg_ID_EX|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \cpu_datapath|sreg_EX_MEM|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N15
dffeas \cpu_datapath|sreg_MEM_WB|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \cpu_datapath|sreg_EX_MEM|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N3
dffeas \cpu_datapath|sreg_MEM_WB|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \cpu_datapath|sreg_EX_MEM|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \cpu_datapath|sreg_MEM_WB|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N27
dffeas \cpu_datapath|sreg_EX_MEM|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N7
dffeas \cpu_datapath|sreg_MEM_WB|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N27
dffeas \cpu_datapath|sreg_EX_MEM|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \cpu_datapath|sreg_MEM_WB|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N26
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~93 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~93_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [25] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~90  ))
// \cpu_datapath|stage_WB|Add0~94  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [25] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~93_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~93 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N28
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~97 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~97_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [26] ) + ( \cpu_datapath|stage_WB|Add0~94  ))
// \cpu_datapath|stage_WB|Add0~98  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [26] ) + ( \cpu_datapath|stage_WB|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [26]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~97_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~97 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~97 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~101 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~101_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [27] ) + ( \cpu_datapath|stage_WB|Add0~98  ))
// \cpu_datapath|stage_WB|Add0~102  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [27] ) + ( \cpu_datapath|stage_WB|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [27]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~101_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~101 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~101 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N32
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~105 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~105_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [28] ) + ( \cpu_datapath|stage_WB|Add0~102  ))
// \cpu_datapath|stage_WB|Add0~106  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [28] ) + ( \cpu_datapath|stage_WB|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [28]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~105_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~105 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~105 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N34
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~109 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~109_sumout  = SUM(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [29] ) + ( \cpu_datapath|stage_WB|Add0~106  ))
// \cpu_datapath|stage_WB|Add0~110  = CARRY(( GND ) + ( \cpu_datapath|sreg_MEM_WB|pc [29] ) + ( \cpu_datapath|stage_WB|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|pc [29]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~109_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~109 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~109 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_datapath|stage_WB|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector2~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector2~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [29] & ( \cpu_datapath|stage_WB|Add0~109_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [29])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [29] & ( \cpu_datapath|stage_WB|Add0~109_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [29])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [29] & ( !\cpu_datapath|stage_WB|Add0~109_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [29]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [29] & ( !\cpu_datapath|stage_WB|Add0~109_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [29])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [29]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [29]),
	.dataf(!\cpu_datapath|stage_WB|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector2~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector2~0 .lut_mask = 64'h0050A0F00A5AAAFA;
defparam \cpu_datapath|stage_WB|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N16
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector2~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector2~1_combout  = ( \cpu_datapath|stage_WB|Selector2~0_combout  & ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout ) # 
// (\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector13~0_combout )) # (\cpu_datapath|sreg_MEM_WB|data [29]))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector2~0_combout  & ( 
// \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector13~0_combout  & \cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (((\cpu_datapath|stage_WB|Selector13~0_combout )) # (\cpu_datapath|sreg_MEM_WB|data [29]))) ) ) ) # ( \cpu_datapath|stage_WB|Selector2~0_combout  & ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (((!\cpu_datapath|stage_WB|Selector13~0_combout ) # (\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [29] & (!\cpu_datapath|stage_WB|Selector13~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_WB|Selector2~0_combout  & ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector13~0_combout  & \cpu_datapath|stage_WB|Selector24~1_combout )))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [29] & (!\cpu_datapath|stage_WB|Selector13~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [29]),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector2~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector2~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector2~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \cpu_datapath|stage_WB|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \cpu_datapath|stage_ID|regfile|data[9][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~53 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~53_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][29]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][29]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][29]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[10][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[8][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][29]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][29]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[10][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~53 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~53 .lut_mask = 64'h3050305F3F503F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~54 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~54_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][29]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][29]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[14][29]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][29]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[14][29]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[15][29]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][29]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][29]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[14][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[15][29]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][29]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~54 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~54 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu_datapath|sreg_ID_EX|rs1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~48 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~48_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][29]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[18][29]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][29]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[18][29]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[26][29]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][29]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[22][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[26][29]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][29]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~48 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~48 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~47 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~47_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][29]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[21][29]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][29]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][29]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][29]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[21][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][29]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][29]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~47 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~47 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~49 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~49_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][29]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][29]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][29]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][29]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][29]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[27][29]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][29]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][29]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~49 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~49 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~46 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~46_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[24][29]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][29]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[24][29]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][29]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][29]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][29]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][29]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][29]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[20][29]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][29]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][29]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[20][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][29]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~46 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~46 .lut_mask = 64'h227722770A0A5F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~50 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~50_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~49_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~46_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~48_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~47_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~49_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~46_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((\cpu_datapath|sreg_ID_EX|rs1~48_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~47_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~49_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~46_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_ID_EX|rs1~48_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~47_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~49_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~46_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~48_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~47_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~48_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~47_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~49_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~50 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~50 .lut_mask = 64'h024613578ACE9BDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~51 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~51_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][29]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][29]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][29]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][29]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][29]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][29]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][29]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[4][29]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][29]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][29]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[6][29]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][29]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~51 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~51 .lut_mask = 64'h404C434F707C737F;
defparam \cpu_datapath|sreg_ID_EX|rs1~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~52 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~52_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[2][29]~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~51_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][29]~q )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][29]~q  & ( \cpu_datapath|stage_ID|regfile|data[2][29]~q  & 
// ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~51_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][29]~q ))))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[2][29]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  
// & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~51_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][29]~q ))))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][29]~q  & ( !\cpu_datapath|stage_ID|regfile|data[2][29]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~51_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][29]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~51_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[1][29]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][29]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~52 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~52 .lut_mask = 64'h440C443F770C773F;
defparam \cpu_datapath|sreg_ID_EX|rs1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~55 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~55_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~50_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~52_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~53_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~54_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~50_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~52_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~53_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~54_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~50_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~52_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~53_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~54_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~50_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~52_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~53_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~54_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~53_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~54_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~50_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~55 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~55 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \cpu_datapath|sreg_ID_EX|rs1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[29]~4 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  = ( \cpu_datapath|sreg_ID_EX|pc [29] & ( (\cpu_datapath|sreg_ID_EX|rs1 [29]) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) ) # ( !\cpu_datapath|sreg_ID_EX|pc [29] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|rs1 [29]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[29]~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[29]~4 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cpu_datapath|stage_EX|alumux1_out[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~20 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  = ( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout 
// )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout 
// )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~20 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~20 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~21 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( \cpu_datapath|stage_EX|Selector29~0_combout  ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout  & ( 
// !\cpu_datapath|stage_EX|Selector29~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~21 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~21 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~95 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~95_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout  & ( (!\cpu_datapath|stage_EX|Selector5~1_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout  & ((\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )))) # (\cpu_datapath|stage_EX|Selector5~1_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & !\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout 
// )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ((!\cpu_datapath|stage_EX|Selector5~1_combout  & (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & 
// !\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout )) # (\cpu_datapath|stage_EX|Selector5~1_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout ) # (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector5~1_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~95 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~95 .lut_mask = 64'h701070107F107F10;
defparam \cpu_datapath|sreg_EX_MEM|alu~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N10
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[26]~87 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  = ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] ) ) ) # ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( 
// !\cpu_datapath|stage_EX|Selector27~0_combout  ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~87 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~87 .lut_mask = 64'hFFFF555500000000;
defparam \cpu_datapath|sreg_EX_MEM|alu[26]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~45 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout  = ( \cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[25]~6_combout ) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout 
// ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~45 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~45 .lut_mask = 64'h0A5F0A5F22227777;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~93 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~93_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ((\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  
// & (((!\cpu_datapath|stage_EX|Selector28~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout  & \cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & ( 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout 
// ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~29_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~93 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~93 .lut_mask = 64'h0047CC473347FF47;
defparam \cpu_datapath|sreg_EX_MEM|alu~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~94 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~94_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~93_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout ) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~93_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout )) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout )))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~93_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout ) # (\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout )))) 
// ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~93_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~22_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~93_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~94 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~94 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~105 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~105_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector6~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [25])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[25]~6_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~102  ))
// \cpu_datapath|stage_EX|ALU|Add0~106  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector6~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [25])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[25]~6_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~102  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [25]),
	.datad(!\cpu_datapath|stage_EX|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~105_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~105 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~105 .lut_mask = 64'h0000FF000000A965;
defparam \cpu_datapath|stage_EX|ALU|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~109 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~109_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector5~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [26])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~106  ))
// \cpu_datapath|stage_EX|ALU|Add0~110  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector5~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [26])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~106  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [26]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector5~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~109_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~109 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~109 .lut_mask = 64'h0000569A000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~96 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~96_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~94_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~109_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu~95_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|stage_EX|ALU|f~3_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~94_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~109_sumout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|sreg_EX_MEM|alu~95_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # 
// ((\cpu_datapath|stage_EX|ALU|f~3_combout )))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~94_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~109_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # 
// ((\cpu_datapath|sreg_EX_MEM|alu~95_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|f~3_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~94_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|Add0~109_sumout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~95_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// (\cpu_datapath|stage_EX|ALU|f~3_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|stage_EX|ALU|f~3_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~95_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~94_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~96 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~96 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu_datapath|sreg_EX_MEM|alu~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N15
dffeas \cpu_datapath|sreg_EX_MEM|alu[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N37
dffeas \cpu_datapath|sreg_MEM_WB|alu[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector5~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector5~0_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ( \cpu_datapath|stage_WB|Add0~97_sumout  & ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel 
// [2] & ( \cpu_datapath|stage_WB|Add0~97_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|alu [26]))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [26])) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ( !\cpu_datapath|stage_WB|Add0~97_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|alu [26]))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & 
// (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [26])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [26]),
	.datad(!\cpu_datapath|sreg_MEM_WB|alu [26]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.dataf(!\cpu_datapath|stage_WB|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector5~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector5~0 .lut_mask = 64'h03CF000003CFCCCC;
defparam \cpu_datapath|stage_WB|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N14
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector5~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector5~1_combout  = ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( \cpu_datapath|stage_WB|Selector5~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout ) # 
// ((\cpu_datapath|sreg_MEM_WB|data [26])))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// \cpu_datapath|stage_WB|Selector5~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout ) # ((\cpu_datapath|sreg_MEM_WB|data [26])))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout ))) ) ) ) # ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector5~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  
// & (\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|sreg_MEM_WB|data [26])))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector5~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|sreg_MEM_WB|data [26])))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [26]),
	.datae(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector5~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector5~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|stage_WB|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[15][26]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[15][26]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[15][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][26]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[15][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[15][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \cpu_datapath|stage_ID|regfile|data[15][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[15][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~84 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~84_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][26]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][26]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][26]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][26]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[14][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & (\cpu_datapath|stage_ID|regfile|data[15][26]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][26]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])))) 
// # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[14][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][26]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][26]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][26]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[14][26]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[15][26]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][26]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][26]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][26]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~84 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~84 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu_datapath|sreg_ID_EX|rs1~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~78 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~78_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[26][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[26][26]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[22][26]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[22][26]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[22][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][26]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][26]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~78 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~78 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~77 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~77_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[25][26]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[25][26]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[21][26]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[21][26]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][26]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[21][26]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~77 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~77 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~79 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~79_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][26]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][26]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][26]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][26]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~79 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~79 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~76 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~76_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[20][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[20][26]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[24][26]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[24][26]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][26]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][26]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~76 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~76 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~80 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~80_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~79_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~76_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|sreg_ID_EX|rs1~77_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|sreg_ID_EX|rs1~78_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~79_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~76_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|sreg_ID_EX|rs1~77_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~78_combout 
//  & (!\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~79_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~76_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15] & 
// \cpu_datapath|sreg_ID_EX|rs1~77_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|sreg_ID_EX|rs1~78_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~79_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~76_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|sreg_ID_EX|rs1~77_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~78_combout  
// & (!\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~78_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~77_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~79_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~80 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~80 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \cpu_datapath|sreg_ID_EX|rs1~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~83 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~83_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][26]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][26]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][26]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][26]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][26]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[8][26]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][26]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][26]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[8][26]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[10][26]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][26]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[9][26]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][26]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][26]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][26]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][26]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][26]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~83 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~83 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~81 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~81_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[5][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][26]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[5][26]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][26]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][26]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][26]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][26]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[6][26]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][26]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][26]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][26]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][26]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~81 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~81 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~82 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~82_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][26]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][26]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][26]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][26]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][26]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~81_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][26]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][26]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~81_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][26]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][26]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[2][26]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~81_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][26]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~82 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~82 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu_datapath|sreg_ID_EX|rs1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~85 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~85_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~83_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~82_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1~80_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~84_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~83_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~82_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~80_combout  & !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~84_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~83_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~82_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~80_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~84_combout  & ((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~83_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~82_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~80_combout  & !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~84_combout  & ((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~84_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~80_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~83_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~85 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~85 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \cpu_datapath|sreg_ID_EX|rs1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \cpu_datapath|sreg_ID_EX|rs1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[26]~7 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [26] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [26]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [26] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [26]) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[26]~7 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[26]~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpu_datapath|stage_EX|alumux1_out[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout  = ( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout 
// ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N30
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~48 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~48_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  
// & (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~3_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~48 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~48 .lut_mask = 64'h0145236789CDABEF;
defparam \cpu_datapath|sreg_EX_MEM|alu~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~49 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~49_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & 
// (\cpu_datapath|stage_EX|Selector19~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ((!\cpu_datapath|stage_EX|Selector19~0_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # ((\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & \cpu_datapath|stage_EX|Selector19~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|Selector19~0_combout ))) # (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  
// & ((!\cpu_datapath|stage_EX|Selector19~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector19~0_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|Selector19~0_combout ))) # (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout 
//  & ((!\cpu_datapath|stage_EX|Selector19~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector19~0_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & 
// ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|Selector19~0_combout ))) # 
// (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & ((!\cpu_datapath|stage_EX|Selector19~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector19~0_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|Selector19~0_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~49 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~49 .lut_mask = 64'h484D484D484D7B4D;
defparam \cpu_datapath|sreg_EX_MEM|alu~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~26 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout 
// ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ))) # 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~26 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~26 .lut_mask = 64'h0407C4C73437F4F7;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~23 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~23 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~23 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~47 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~47_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~53_sumout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ) # ((!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~53_sumout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout  & \cpu_datapath|sreg_EX_MEM|alu[2]~4_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|Add0~53_sumout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|Add0~53_sumout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout  & \cpu_datapath|sreg_EX_MEM|alu[2]~4_combout )) ) ) 
// )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|Add0~53_sumout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~47 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~47 .lut_mask = 64'h000AAA0A550AFF0A;
defparam \cpu_datapath|sreg_EX_MEM|alu~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N4
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~50 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~50_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~47_combout  & ( (!\rst~input_o  & \cpu_datapath|sreg_EX_MEM|alu~48_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~47_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # (\cpu_datapath|sreg_EX_MEM|alu~49_combout ))) ) ) ) # ( 
// \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~47_combout  & ( (!\rst~input_o  & \cpu_datapath|sreg_EX_MEM|alu~48_combout ) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~47_combout  & ( (!\rst~input_o  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & \cpu_datapath|sreg_EX_MEM|alu~49_combout )) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~48_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~49_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~50 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~50 .lut_mask = 64'h00220A0A88AA0A0A;
defparam \cpu_datapath|sreg_EX_MEM|alu~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \cpu_datapath|sreg_EX_MEM|alu[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N5
dffeas \cpu_datapath|sreg_MEM_WB|alu[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N20
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~41 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~41_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [12] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~38  ))
// \cpu_datapath|stage_WB|Add0~42  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [12] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~41_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~41 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N4
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector19~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector19~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [12] & ( \cpu_datapath|stage_WB|Add0~41_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [12] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [12] & ( \cpu_datapath|stage_WB|Add0~41_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) 
// # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [12] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [12] & ( !\cpu_datapath|stage_WB|Add0~41_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [12]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [12] & ( !\cpu_datapath|stage_WB|Add0~41_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [12] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [12]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [12]),
	.dataf(!\cpu_datapath|stage_WB|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector19~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector19~0 .lut_mask = 64'h0500AF0005AAAFAA;
defparam \cpu_datapath|stage_WB|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N24
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector19~2 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector19~2_combout  = ( \cpu_datapath|stage_WB|Selector19~1_combout  & ( \cpu_datapath|stage_WB|Selector19~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [12])) ) ) ) # ( !\cpu_datapath|stage_WB|Selector19~1_combout  & ( \cpu_datapath|stage_WB|Selector19~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|data [28]) ) ) ) # ( \cpu_datapath|stage_WB|Selector19~1_combout  & ( !\cpu_datapath|stage_WB|Selector19~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [12])) ) ) ) # ( !\cpu_datapath|stage_WB|Selector19~1_combout  & ( !\cpu_datapath|stage_WB|Selector19~0_combout  & ( (\cpu_datapath|sreg_MEM_WB|data [28] & 
// \cpu_datapath|stage_WB|Selector30~2_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [12]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [28]),
	.datac(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector19~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector19~2 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector19~2 .lut_mask = 64'h030305F5F3F305F5;
defparam \cpu_datapath|stage_WB|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \cpu_datapath|stage_ID|regfile|data[14][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~294 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~294_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[15][12]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[15][12]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][12]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][12]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[14][12]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][12]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][12]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~294 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~294 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~291 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~291_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// ((\cpu_datapath|stage_ID|regfile|data[5][12]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[6][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][12]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((\cpu_datapath|stage_ID|regfile|data[5][12]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[6][12]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[5][12]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[6][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[5][12]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[6][12]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][12]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][12]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~291 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~291 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~292 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~292_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][12]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][12]~q ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][12]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & \cpu_datapath|stage_ID|regfile|data[1][12]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][12]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~291_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][12]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][12]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~291_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][12]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[2][12]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~291_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][12]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~292 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~292 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~293 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~293_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[10][12]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[10][12]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][12]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][12]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][12]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][12]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][12]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~293 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~293 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~293 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y32_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~287 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~287_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][12]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[21][12]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[21][12]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (!\cpu_datapath|sreg_IF_ID|rdata [17])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[21][12]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|sreg_IF_ID|rdata [17])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[17][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[21][12]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][12]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[21][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][12]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~287 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~287 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~287 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~286 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~286_combout  = ( \cpu_datapath|stage_ID|regfile|data[24][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17]) # ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[20][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[28][12]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[24][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][12]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[20][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[28][12]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[24][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[20][12]~q  & 
// (\cpu_datapath|sreg_IF_ID|rdata [17]))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[28][12]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[24][12]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[16][12]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[20][12]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[28][12]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][12]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[24][12]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~286 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~286 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~286 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~288 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~288_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][12]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][12]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][12]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][12]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][12]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][12]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[18][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][12]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][12]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][12]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][12]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~288 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~288 .lut_mask = 64'h3050305F3F503F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~289 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~289_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][12]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][12]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[23][12]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][12]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][12]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][12]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][12]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[27][12]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][12]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][12]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][12]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][12]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~289 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~289 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y32_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~290 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~290_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~288_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~289_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~286_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~287_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~288_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~289_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~286_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~287_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] 
// & (\cpu_datapath|sreg_IF_ID|rdata [15])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~288_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~289_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~286_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~287_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15])) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~288_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~289_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~286_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & (\cpu_datapath|sreg_ID_EX|rs1~287_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~287_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~286_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~288_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~290 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~290 .lut_mask = 64'h028A46CE139B57DF;
defparam \cpu_datapath|sreg_ID_EX|rs1~290 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~295 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~295_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~290_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~292_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~294_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~290_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1~293_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~290_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~292_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~294_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~290_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~293_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~294_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~292_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~293_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~295 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~295 .lut_mask = 64'h000F3355FF0F3355;
defparam \cpu_datapath|sreg_ID_EX|rs1~295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N35
dffeas \cpu_datapath|sreg_ID_EX|rs1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[12]~28 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[12]~28_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( \cpu_datapath|sreg_ID_EX|pc [12] ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( \cpu_datapath|sreg_ID_EX|rs1 [12] ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|pc [12]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[12]~28 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[12]~28 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cpu_datapath|stage_EX|alumux1_out[12]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~17 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout  = ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & \cpu_datapath|stage_EX|Selector31~0_combout 
// )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[12]~28_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[11]~27_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[12]~28_combout  & \cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[12]~28_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[11]~27_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~17 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~17 .lut_mask = 64'h4403770344CF77CF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~16 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~16_combout  = ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  ) ) # ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~16 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~39 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~39_combout  = ( \cpu_datapath|stage_EX|Selector22~0_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector22~0_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector22~0_combout  
// & ( !\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ( (!\cpu_datapath|stage_EX|Equal0~0_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ) # (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) # (\cpu_datapath|stage_EX|Equal0~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & !\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|Selector22~0_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ( 
// (\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & !\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[10]~38_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector22~0_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~39 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~39 .lut_mask = 64'h3030B2B200F000F0;
defparam \cpu_datapath|sreg_EX_MEM|alu~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|f~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|f~0_combout  = ( \cpu_datapath|stage_EX|Selector22~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  $ (\cpu_datapath|stage_EX|Equal0~0_combout ) ) ) # ( !\cpu_datapath|stage_EX|Selector22~0_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datad(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|f~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|f~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|f~0 .lut_mask = 64'h0F0F0F0FF00FF00F;
defparam \cpu_datapath|stage_EX|ALU|f~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~17 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~17 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~17 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~11 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector30~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout 
// ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~11 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~11 .lut_mask = 64'h440C770C443F773F;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~20 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  = ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  & ( !\cpu_datapath|stage_EX|Selector28~0_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector29~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~20 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~20 .lut_mask = 64'h05AF000005AFAAAA;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~37 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~37_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout  & !\cpu_datapath|sreg_EX_MEM|alu~36_combout ) ) ) ) # 
// ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( \cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout  & !\cpu_datapath|sreg_EX_MEM|alu~36_combout ) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu~36_combout ) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu[10]~35_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & \cpu_datapath|sreg_EX_MEM|alu~36_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~36_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~37 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~37 .lut_mask = 64'h0033FF330F000F00;
defparam \cpu_datapath|sreg_EX_MEM|alu~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N28
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~41 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~41_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~41_sumout  & ( \cpu_datapath|sreg_EX_MEM|alu~37_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// (\cpu_datapath|sreg_EX_MEM|alu~39_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((\cpu_datapath|stage_EX|ALU|f~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~41_sumout  & ( \cpu_datapath|sreg_EX_MEM|alu~37_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # ((\cpu_datapath|sreg_EX_MEM|alu~39_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// ((\cpu_datapath|stage_EX|ALU|f~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|Add0~41_sumout  & ( !\cpu_datapath|sreg_EX_MEM|alu~37_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// (\cpu_datapath|sreg_EX_MEM|alu~39_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # ((\cpu_datapath|stage_EX|ALU|f~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~41_sumout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~37_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_EX_MEM|alu~39_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// ((\cpu_datapath|stage_EX|ALU|f~0_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~39_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|f~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|Add0~41_sumout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~41 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~41 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_EX_MEM|alu~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~42 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~42_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~41_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~16_combout ))) # 
// (\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout )) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~41_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout ) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~41_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~16_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout )) ) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu[10]~34_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~41_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout  & \cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~16_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[10]~33_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu[10]~34_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~42 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~42 .lut_mask = 64'h00550F33FF550F33;
defparam \cpu_datapath|sreg_EX_MEM|alu~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \cpu_datapath|sreg_EX_MEM|alu[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N1
dffeas \cpu_datapath|sreg_MEM_WB|alu[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N10
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector22~3 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector22~3_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [9] & ( (!\cpu_datapath|stage_WB|Selector22~0_combout  & (((\cpu_datapath|stage_WB|Selector22~2_combout )) # (\cpu_datapath|stage_WB|Selector22~1_combout ))) # 
// (\cpu_datapath|stage_WB|Selector22~0_combout  & (!\cpu_datapath|stage_WB|Selector22~1_combout  & ((\cpu_datapath|stage_WB|Add0~29_sumout )))) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [9] & ( (!\cpu_datapath|stage_WB|Selector22~1_combout  & 
// ((!\cpu_datapath|stage_WB|Selector22~0_combout  & (\cpu_datapath|stage_WB|Selector22~2_combout )) # (\cpu_datapath|stage_WB|Selector22~0_combout  & ((\cpu_datapath|stage_WB|Add0~29_sumout ))))) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector22~0_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector22~1_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector22~2_combout ),
	.datad(!\cpu_datapath|stage_WB|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|alu [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector22~3 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector22~3 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \cpu_datapath|stage_WB|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \cpu_datapath|stage_ID|regfile|data[8][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~263 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~263_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[9][9]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][9]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][9]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[10][9]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][9]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][9]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~263 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~263 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~264 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~264_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[15][9]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[15][9]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][9]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][9]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[14][9]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][9]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][9]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][9]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~264 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~264 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \cpu_datapath|sreg_ID_EX|rs1~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~261 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~261_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][9]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][9]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][9]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][9]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[4][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][9]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][9]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][9]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][9]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][9]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~261 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~261 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~262 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~262_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][9]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][9]~q ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][9]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & \cpu_datapath|stage_ID|regfile|data[1][9]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][9]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~261_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][9]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][9]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~261_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][9]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][9]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[1][9]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~261_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][9]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~262 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~262 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~262 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~256 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~256_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][9]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][9]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][9]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (!\cpu_datapath|sreg_IF_ID|rdata [18])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][9]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|sreg_IF_ID|rdata [18])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[20][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[16][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][9]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][9]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][9]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][9]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[20][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~256 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~256 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~256 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~259 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~259_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[27][9]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[27][9]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][9]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[19][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[23][9]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[19][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[23][9]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][9]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[23][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~259 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~259 .lut_mask = 64'h550F550F330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~259 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~258 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~258_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[22][9]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][9]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[22][9]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][9]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][9]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][9]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][9]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][9]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[22][9]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][9]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][9]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~258 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~258 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~258 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~257 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~257_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][9]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # 
// (\cpu_datapath|stage_ID|regfile|data[25][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][9]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][9]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[25][9]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|stage_ID|regfile|data[21][9]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[25][9]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][9]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][9]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][9]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[25][9]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [18])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[21][9]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][9]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[21][9]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][9]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~257 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~257 .lut_mask = 64'h03440377CF44CF77;
defparam \cpu_datapath|sreg_ID_EX|rs1~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~260 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~260_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~258_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~257_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~256_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16]))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((\cpu_datapath|sreg_ID_EX|rs1~259_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~258_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~257_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~256_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// ((\cpu_datapath|sreg_ID_EX|rs1~259_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~258_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~257_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~256_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16]))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~259_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~258_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~257_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~256_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~259_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~256_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~259_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~258_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~260 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~260 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~265 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~265_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~262_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~260_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~263_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~264_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~262_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~260_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~263_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~264_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~262_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~260_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~263_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~264_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~262_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~260_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~263_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~264_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~263_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~264_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~262_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~265 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~265 .lut_mask = 64'h041526378C9DAEBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N37
dffeas \cpu_datapath|sreg_ID_EX|rs1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[9]~25 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  = (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|rs1 [9]))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|pc [9]))

	.dataa(!\cpu_datapath|sreg_ID_EX|pc [9]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[9]~25 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[9]~25 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \cpu_datapath|stage_EX|alumux1_out[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~30 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[10]~26_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~30 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~30 .lut_mask = 64'h55330F0055330FFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N22
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~9 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~9_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ))))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ))))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~9 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~9 .lut_mask = 64'h110311CFDD03DDCF;
defparam \cpu_datapath|sreg_EX_MEM|alu~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N10
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~10 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~10_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~9_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( 
// \cpu_datapath|sreg_EX_MEM|alu~9_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ))))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~9_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ))))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~9_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~10 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~10 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu_datapath|sreg_EX_MEM|alu~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~9 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~9 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~11 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~11_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~17_sumout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) # (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|Add0~17_sumout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout  & 
// \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|Add0~17_sumout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~17_sumout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout  & \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|ALU|Add0~17_sumout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~11 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~11 .lut_mask = 64'h0008AA2A3308BB2A;
defparam \cpu_datapath|sreg_EX_MEM|alu~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~8 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~8_combout  = ( \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout  & ( 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~8 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~8 .lut_mask = 64'h22328B9B6272CBDB;
defparam \cpu_datapath|sreg_EX_MEM|alu~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N28
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~12 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~12_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~11_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~8_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ) # (\cpu_datapath|sreg_EX_MEM|alu~10_combout ))) ) ) 
// ) # ( !\cpu_datapath|sreg_EX_MEM|alu~11_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~8_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout 
//  & ((\cpu_datapath|sreg_EX_MEM|alu~10_combout ))))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~11_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~8_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~10_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~11_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~8_combout  & ( 
// (!\rst~input_o  & (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & \cpu_datapath|sreg_EX_MEM|alu~10_combout )) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~10_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~11_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~12 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~12 .lut_mask = 64'h000A808A202AA0AA;
defparam \cpu_datapath|sreg_EX_MEM|alu~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \cpu_datapath|sreg_EX_MEM|alu[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N3
dffeas \cpu_datapath|stage_IF|PC|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~5_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N19
dffeas \cpu_datapath|sreg_IF_ID|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N39
dffeas \cpu_datapath|sreg_ID_EX|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[3]~19 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [3] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [3]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [3] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [3]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[3]~19 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[3]~19 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~5 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout  = ( \cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( \cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[1]~17_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & (\cpu_datapath|stage_EX|Selector30~0_combout ))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[1]~17_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~5 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~6 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout  = (\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~6 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~6 .lut_mask = 64'h000F000F000F000F;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~38 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[17]~14_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[16]~13_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~38 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~38 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~67 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~67_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( ((!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout 
// ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout 
//  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout 
//  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~67 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~67 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu_datapath|sreg_EX_MEM|alu~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~68 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~68_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~67_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~67_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout ))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~67_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout )))) 
// ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~67_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout  & ( (\cpu_datapath|stage_EX|Selector27~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout 
// ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~6_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~67_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~68 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~68 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu_datapath|sreg_EX_MEM|alu~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~81 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~81_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector12~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [19])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~78  ))
// \cpu_datapath|stage_EX|ALU|Add0~82  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector12~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [19])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~78  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [19]),
	.datad(!\cpu_datapath|stage_EX|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~81_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~81 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~81 .lut_mask = 64'h0000FF000000A965;
defparam \cpu_datapath|stage_EX|ALU|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~69 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~69_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~81_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ) # ((\cpu_datapath|sreg_EX_MEM|alu~68_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~132_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~81_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu~68_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~132_combout )))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~132_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~68_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~69 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~69 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu_datapath|sreg_EX_MEM|alu~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \cpu_datapath|sreg_EX_MEM|alu[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \cpu_datapath|sreg_MEM_WB|alu[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N18
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector12~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector12~0_combout  = ( \cpu_datapath|stage_WB|Add0~69_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|alu [19]))) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [19])))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1])) ) ) # ( !\cpu_datapath|stage_WB|Add0~69_sumout 
//  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|alu [19]))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [19])))) 
// ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [19]),
	.datad(!\cpu_datapath|sreg_MEM_WB|alu [19]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector12~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector12~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \cpu_datapath|stage_WB|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector12~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector12~1_combout  = ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector12~0_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [19]))) # (\cpu_datapath|stage_WB|Selector13~0_combout ) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector12~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [19])))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector30~2_combout )))) ) ) ) # ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector12~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [19])))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~2_combout )))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector12~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [19])))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [19]),
	.datac(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector12~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector12~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector12~1 .lut_mask = 64'h02A252F207A757F7;
defparam \cpu_datapath|stage_WB|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \cpu_datapath|stage_ID|regfile|data[8][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~173 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~173_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][19]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][19]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][19]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[10][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[8][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][19]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][19]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~173 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~173 .lut_mask = 64'h440C443F770C773F;
defparam \cpu_datapath|sreg_ID_EX|rs1~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~171 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~171_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|stage_ID|regfile|data[5][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[6][19]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][19]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[5][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[6][19]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|stage_ID|regfile|data[5][19]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[6][19]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[5][19]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][19]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][19]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][19]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~171 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~171 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|sreg_ID_EX|rs1~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~172 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~172_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][19]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~171_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # 
// (\cpu_datapath|stage_ID|regfile|data[1][19]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][19]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][19]~q 
//  & ( \cpu_datapath|sreg_ID_EX|rs1~171_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][19]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (((\cpu_datapath|stage_ID|regfile|data[2][19]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][19]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~171_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][19]~q  & ((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][19]~q )))) ) ) ) 
// # ( !\cpu_datapath|stage_ID|regfile|data[3][19]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~171_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][19]~q  & ((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[2][19]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][19]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][19]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][19]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~172 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~172 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu_datapath|sreg_ID_EX|rs1~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~166 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~166_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][19]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][19]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][19]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][19]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[16][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][19]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][19]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~166 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~166 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~169 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~169_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][19]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[23][19]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][19]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][19]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][19]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][19]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][19]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][19]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][19]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~169 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~169 .lut_mask = 64'h0A5F0A5F22227777;
defparam \cpu_datapath|sreg_ID_EX|rs1~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~168 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~168_combout  = ( \cpu_datapath|stage_ID|regfile|data[18][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[26][19]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][19]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[18][19]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[26][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][19]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[18][19]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[22][19]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[18][19]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[22][19]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][19]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[30][19]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[22][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[18][19]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~168 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~168 .lut_mask = 64'h0033CCFF47474747;
defparam \cpu_datapath|sreg_ID_EX|rs1~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~167 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~167_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # 
// (\cpu_datapath|stage_ID|regfile|data[25][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][19]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][19]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[25][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|stage_ID|regfile|data[21][19]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[25][19]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][19]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[25][19]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [18])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[21][19]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][19]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][19]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~167 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~167 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu_datapath|sreg_ID_EX|rs1~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~170 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~170_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~167_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~168_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & (\cpu_datapath|sreg_ID_EX|rs1~169_combout )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( \cpu_datapath|sreg_ID_EX|rs1~167_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|sreg_ID_EX|rs1~166_combout ) ) ) ) # ( 
// \cpu_datapath|sreg_IF_ID|rdata [16] & ( !\cpu_datapath|sreg_ID_EX|rs1~167_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~168_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|sreg_ID_EX|rs1~169_combout )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( !\cpu_datapath|sreg_ID_EX|rs1~167_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~166_combout  & !\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~166_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~169_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~168_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~170 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~170 .lut_mask = 64'h444403CF777703CF;
defparam \cpu_datapath|sreg_ID_EX|rs1~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~174 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~174_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[14][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][19]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][19]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][19]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((\cpu_datapath|stage_ID|regfile|data[14][19]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[15][19]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][19]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][19]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[14][19]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((\cpu_datapath|stage_ID|regfile|data[15][19]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][19]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][19]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][19]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[15][19]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][19]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][19]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][19]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~174 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~174 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~175 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~175_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~170_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~174_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1~173_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~172_combout ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~170_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs1~174_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~173_combout  & (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1~172_combout ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~170_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~174_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~173_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & \cpu_datapath|sreg_ID_EX|rs1~172_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~170_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~174_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~173_combout  & (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & \cpu_datapath|sreg_ID_EX|rs1~172_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~173_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~172_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~170_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~175 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~175 .lut_mask = 64'h0434C4F40737C7F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N1
dffeas \cpu_datapath|sreg_ID_EX|rs1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[19]~16 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [19] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [19]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [19] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [19]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[19]~16 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[19]~16 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~41 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  = ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ) # (\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ) # (\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout 
// ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~41 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~41 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~110 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~110_combout  = ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[30]~2_combout 
// ) # (\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[30]~2_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[29]~4_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[30]~2_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & (\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~110 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~110 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \cpu_datapath|sreg_EX_MEM|alu~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N38
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~111 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~111_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~110_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout ) # (\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~110_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout 
// ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~110_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout ) # (\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~110_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~41_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~45_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~37_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~111 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~111 .lut_mask = 64'h02520757A2F2A7F7;
defparam \cpu_datapath|sreg_EX_MEM|alu~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N26
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~112 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~112_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// (\cpu_datapath|sreg_EX_MEM|alu~111_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_EX_MEM|alu~111_combout )))) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|sreg_EX_MEM|alu~111_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_EX_MEM|alu~111_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~111_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~25_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~112 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~112 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \cpu_datapath|sreg_EX_MEM|alu~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector1~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector1~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|stage_EX|Equal0~0_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10]) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10] & \cpu_datapath|stage_EX|Equal0~0_combout ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10]),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector1~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector1~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cpu_datapath|stage_EX|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \cpu_datapath|stage_ID|regfile|data[8][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N9
dffeas \cpu_datapath|stage_ID|regfile|data[10][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \cpu_datapath|stage_ID|regfile|data[11][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~83 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~83_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][30]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][30]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][30]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[8][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][30]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][30]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][30]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[11][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~83 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~83 .lut_mask = 64'h220A770A225F775F;
defparam \cpu_datapath|sreg_ID_EX|rs2~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N33
dffeas \cpu_datapath|stage_ID|regfile|data[3][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N35
dffeas \cpu_datapath|stage_ID|regfile|data[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N37
dffeas \cpu_datapath|stage_ID|regfile|data[7][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N25
dffeas \cpu_datapath|stage_ID|regfile|data[4][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[6][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N39
dffeas \cpu_datapath|stage_ID|regfile|data[5][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~81 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~81_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[4][30]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[7][30]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][30]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[4][30]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[7][30]~q  & (\cpu_datapath|sreg_IF_ID|rdata [20]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[4][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[7][30]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[4][30]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][30]~q  & (\cpu_datapath|sreg_IF_ID|rdata [20]))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][30]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~81 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~81 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cpu_datapath|sreg_ID_EX|rs2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~82 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~82_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][30]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][30]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][30]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[3][30]~q  & \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][30]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~81_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][30]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][30]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~81_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][30]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][30]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][30]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~81_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][30]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~82 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~82 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y25_N7
dffeas \cpu_datapath|stage_ID|regfile|data[15][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \cpu_datapath|stage_ID|regfile|data[13][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[12][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N23
dffeas \cpu_datapath|stage_ID|regfile|data[14][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~84 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~84_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][30]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[15][30]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][30]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[15][30]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][30]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[13][30]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][30]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[12][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[13][30]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][30]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][30]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][30]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~84 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~84 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \cpu_datapath|sreg_ID_EX|rs2~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N33
dffeas \cpu_datapath|stage_ID|regfile|data[30][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[18][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[22][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N21
dffeas \cpu_datapath|stage_ID|regfile|data[26][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~78 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~78_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[18][30]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22]))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22]) # ((\cpu_datapath|stage_ID|regfile|data[30][30]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][30]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[18][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [22]) # ((\cpu_datapath|stage_ID|regfile|data[30][30]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (((\cpu_datapath|stage_ID|regfile|data[18][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22]))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][30]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[22][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[18][30]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][30]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[30][30]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~78 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~78 .lut_mask = 64'h018923AB45CD67EF;
defparam \cpu_datapath|sreg_ID_EX|rs2~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N5
dffeas \cpu_datapath|stage_ID|regfile|data[23][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N17
dffeas \cpu_datapath|stage_ID|regfile|data[19][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[31][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[27][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~79 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~79_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|stage_ID|regfile|data[27][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[23][30]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[31][30]~q ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( \cpu_datapath|stage_ID|regfile|data[27][30]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23]) # 
// (\cpu_datapath|stage_ID|regfile|data[19][30]~q ) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|stage_ID|regfile|data[27][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[23][30]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[31][30]~q ))) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( !\cpu_datapath|stage_ID|regfile|data[27][30]~q  & ( (\cpu_datapath|stage_ID|regfile|data[19][30]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][30]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][30]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][30]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[27][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~79 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~79 .lut_mask = 64'h3030505F3F3F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N32
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][30]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][30]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][30]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N33
dffeas \cpu_datapath|stage_ID|regfile|data[25][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N5
dffeas \cpu_datapath|stage_ID|regfile|data[29][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][30]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][30]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][30]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N35
dffeas \cpu_datapath|stage_ID|regfile|data[17][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N27
dffeas \cpu_datapath|stage_ID|regfile|data[21][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~77 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~77_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][30]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][30]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][30]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][30]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][30]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][30]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][30]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][30]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][30]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[29][30]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][30]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][30]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~77 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~77 .lut_mask = 64'h0F550F550033FF33;
defparam \cpu_datapath|sreg_ID_EX|rs2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N9
dffeas \cpu_datapath|stage_ID|regfile|data[24][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N11
dffeas \cpu_datapath|stage_ID|regfile|data[16][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N21
dffeas \cpu_datapath|stage_ID|regfile|data[20][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N27
dffeas \cpu_datapath|stage_ID|regfile|data[28][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~76 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~76_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][30]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][30]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[28][30]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((!\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[16][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[24][30]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[28][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[16][30]~q ) 
// # (\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][30]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [22]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][30]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[28][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[24][30]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][30]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[28][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~76 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~76 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~80 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~80_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~77_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~76_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~78_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~79_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~77_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~76_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_ID_EX|rs2~78_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~79_combout  & \cpu_datapath|sreg_IF_ID|rdata [21])))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~77_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~76_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~78_combout  & ((\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~79_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~77_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~76_combout  & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~78_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~79_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~78_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~79_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~77_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~80 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~80 .lut_mask = 64'h00530F53F053FF53;
defparam \cpu_datapath|sreg_ID_EX|rs2~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~85 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~85_combout  = ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~80_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~83_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~84_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~80_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~82_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~80_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~83_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~84_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~80_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2~82_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~83_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~82_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~84_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~85 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~85 .lut_mask = 64'h05052277AFAF2277;
defparam \cpu_datapath|sreg_ID_EX|rs2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N39
dffeas \cpu_datapath|sreg_ID_EX|rs2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector1~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector1~1_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [30] & ( (\cpu_datapath|stage_EX|Selector1~0_combout ) # (\cpu_datapath|stage_EX|Equal0~1_combout ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [30] & ( 
// (!\cpu_datapath|stage_EX|Equal0~1_combout  & \cpu_datapath|stage_EX|Selector1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector1~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector1~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu_datapath|stage_EX|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~113 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~113_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout  & ( (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout  & !\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~38_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~113 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~113 .lut_mask = 64'h0000000003000300;
defparam \cpu_datapath|sreg_EX_MEM|alu~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N30
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~115 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~115_combout  = ( \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~113_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|stage_EX|Selector1~1_combout ) # 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~113_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector1~1_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~113_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|stage_EX|Selector1~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector1~1_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[30]~2_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~113_combout  & ( (\cpu_datapath|stage_EX|Selector1~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector1~1_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~115 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~115 .lut_mask = 64'h0404080D070F0B0F;
defparam \cpu_datapath|sreg_EX_MEM|alu~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~125 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~125_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector1~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [30])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~122  ))
// \cpu_datapath|stage_EX|ALU|Add0~126  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector1~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [30])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~122  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [30]),
	.datad(!\cpu_datapath|stage_EX|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~125_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~125 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~125 .lut_mask = 64'h0000FF000000A965;
defparam \cpu_datapath|stage_EX|ALU|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N22
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~114 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~114_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~125_sumout  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|sreg_EX_MEM|alu~112_combout ) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout )))) # 
// (\cpu_datapath|sreg_EX_MEM|alu~115_combout ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~125_sumout  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & \cpu_datapath|sreg_EX_MEM|alu~112_combout ))) # 
// (\cpu_datapath|sreg_EX_MEM|alu~115_combout ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~112_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~115_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~114 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~114 .lut_mask = 64'h08FF08FF2AFF2AFF;
defparam \cpu_datapath|sreg_EX_MEM|alu~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \cpu_datapath|sreg_EX_MEM|alu[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N39
dffeas \cpu_datapath|sreg_MEM_WB|alu[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N22
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[30]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[30]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[30]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \cpu_datapath|sreg_EX_MEM|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \cpu_datapath|sreg_MEM_WB|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~113 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~113_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [30] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~110  ))
// \cpu_datapath|stage_WB|Add0~114  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [30] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|pc [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~113_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~113 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_datapath|stage_WB|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N38
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector1~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector1~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [30] & ( \cpu_datapath|stage_WB|Add0~113_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [30])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [30] & ( \cpu_datapath|stage_WB|Add0~113_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [30])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [30] & ( !\cpu_datapath|stage_WB|Add0~113_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [30]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [30] & ( !\cpu_datapath|stage_WB|Add0~113_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [30])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [30]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [30]),
	.dataf(!\cpu_datapath|stage_WB|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector1~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector1~0 .lut_mask = 64'h0050A0F00A5AAAFA;
defparam \cpu_datapath|stage_WB|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N38
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector1~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector1~1_combout  = ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|Selector1~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout ) # ((!\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (\cpu_datapath|sreg_MEM_WB|data [30])) # (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|Selector1~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [30])) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) ) # ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|Selector1~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout 
//  & (((\cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [30])) # (\cpu_datapath|stage_WB|Selector13~0_combout  & 
// ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|Selector1~0_combout  & ( (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [30])) # (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [30]),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector1~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector1~1 .lut_mask = 64'h110311CFDD03DDCF;
defparam \cpu_datapath|stage_WB|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \cpu_datapath|stage_ID|regfile|data[9][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~33 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~33_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[9][30]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][30]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[10][30]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][30]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][30]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][30]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][30]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][30]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][30]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~33 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~33 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~34 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~34_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][30]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][30]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][30]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][30]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][30]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[12][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][30]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][30]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][30]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~34 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~34 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~31 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~31_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][30]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[4][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[6][30]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[4][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[6][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][30]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[5][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[6][30]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][30]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~31 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~31 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu_datapath|sreg_ID_EX|rs1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~32 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~32_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][30]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][30]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][30]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][30]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][30]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~31_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][30]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][30]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~31_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][30]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][30]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][30]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~31_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][30]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~32 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~32 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~26 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~26_combout  = ( \cpu_datapath|stage_ID|regfile|data[16][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17]) # ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[20][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[28][30]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[16][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][30]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[20][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[28][30]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[16][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (!\cpu_datapath|sreg_IF_ID|rdata [18])) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[20][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[28][30]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[16][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][30]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[20][30]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[28][30]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[28][30]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[20][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[16][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~26 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~26 .lut_mask = 64'h014589CD2367ABEF;
defparam \cpu_datapath|sreg_ID_EX|rs1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~28 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~28_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][30]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[22][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[18][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18]))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[22][30]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[18][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[22][30]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][30]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[26][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[22][30]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[22][30]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~28 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~28 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu_datapath|sreg_ID_EX|rs1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~27 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~27_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][30]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][30]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][30]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][30]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][30]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][30]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][30]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][30]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[17][30]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][30]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[21][30]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][30]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][30]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~27 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~27 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~29 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~29_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[31][30]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( \cpu_datapath|sreg_IF_ID|rdata 
// [18] & ( \cpu_datapath|stage_ID|regfile|data[27][30]~q  ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[23][30]~q  ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( \cpu_datapath|stage_ID|regfile|data[19][30]~q  ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][30]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][30]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][30]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][30]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~29 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~29 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~30 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~30_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~27_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~29_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~26_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & ((\cpu_datapath|sreg_ID_EX|rs1~28_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~27_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~29_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_ID_EX|rs1~26_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|sreg_ID_EX|rs1~28_combout )))) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|rs1~27_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~29_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|sreg_ID_EX|rs1~26_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & (((\cpu_datapath|sreg_ID_EX|rs1~28_combout  & !\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~27_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~29_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~26_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~28_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~26_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~28_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~27_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~30 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~30 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~35 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~35_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~32_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~30_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~33_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~34_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~32_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~30_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~33_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~34_combout ))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~32_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~30_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~33_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~34_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~32_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~30_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~33_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~34_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~33_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~34_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~32_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~35 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~35 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu_datapath|sreg_ID_EX|rs1~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \cpu_datapath|sreg_ID_EX|rs1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[30]~2 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [30] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [30]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [30] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|pc [30]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[30]~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[30]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_datapath|stage_EX|alumux1_out[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~27 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[30]~2_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ( \cpu_datapath|stage_EX|alumux1_out[29]~4_combout  ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~27 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~27 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector4~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector4~2_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( ((!\cpu_datapath|stage_EX|Selector27~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ((!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector4~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector4~2 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cpu_datapath|stage_EX|ALU|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector4~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector4~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector4~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector4~0 .lut_mask = 64'h5555555515D515D5;
defparam \cpu_datapath|stage_EX|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector4~1 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector4~1_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [27] & ( \cpu_datapath|stage_EX|Selector4~0_combout  ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [27] & ( \cpu_datapath|stage_EX|Selector4~0_combout  & ( 
// !\cpu_datapath|stage_EX|Equal0~1_combout  ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [27] & ( !\cpu_datapath|stage_EX|Selector4~0_combout  & ( \cpu_datapath|stage_EX|Equal0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [27]),
	.dataf(!\cpu_datapath|stage_EX|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector4~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector4~1 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu_datapath|stage_EX|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector4~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector4~0_combout  = ( \cpu_datapath|stage_EX|Selector4~1_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|sreg_EX_MEM|alu[26]~89_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector4~1_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|sreg_EX_MEM|alu[26]~89_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( \cpu_datapath|stage_EX|Selector4~1_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) 
// ) ) # ( !\cpu_datapath|stage_EX|Selector4~1_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|stage_EX|alumux1_out[27]~8_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[26]~89_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector4~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector4~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector4~0 .lut_mask = 64'h00AAAA0F10BABA1F;
defparam \cpu_datapath|stage_EX|ALU|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~113 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~113_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector4~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [27])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~110  ))
// \cpu_datapath|stage_EX|ALU|Add0~114  = CARRY(( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector4~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [27])))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~110  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [27]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector4~0_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~113_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~113 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~113 .lut_mask = 64'h0000569A000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~46 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout  = ( \cpu_datapath|stage_EX|alumux1_out[25]~6_combout  & ( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[25]~6_combout  & ( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (!\cpu_datapath|stage_EX|Selector30~0_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  
// & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ))))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[25]~6_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|Selector30~0_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ))))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[25]~6_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~46 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~46 .lut_mask = 64'h041526378C9DAEBF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~42 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout  = ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ) # (\cpu_datapath|stage_EX|Selector30~0_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[23]~12_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ) # (\cpu_datapath|stage_EX|Selector30~0_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & (\cpu_datapath|stage_EX|Selector30~0_combout 
// ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[22]~11_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[23]~12_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & (\cpu_datapath|stage_EX|Selector30~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~42 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~42 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~47 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~47_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & \cpu_datapath|stage_EX|Selector28~0_combout 
// )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout  & 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout  & 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & \cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~47 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~47 .lut_mask = 64'h2205770522AF77AF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector4~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector4~1_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~47_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~47_combout  & ( (\cpu_datapath|stage_EX|Selector27~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~24_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector4~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector4~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cpu_datapath|stage_EX|ALU|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector4~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector4~3_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|Add0~113_sumout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|ALU|Selector4~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((((\cpu_datapath|stage_EX|ALU|Selector4~0_combout ))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|ALU|Selector4~2_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|Add0~113_sumout )))))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((((\cpu_datapath|stage_EX|ALU|Selector4~0_combout ))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector4~2_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector4~0_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~113_sumout ),
	.datag(!\cpu_datapath|stage_EX|ALU|Selector4~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector4~3 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|ALU|Selector4~3 .lut_mask = 64'h0257085D8ADF2A7F;
defparam \cpu_datapath|stage_EX|ALU|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \cpu_datapath|sreg_EX_MEM|alu[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|ALU|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \cpu_datapath|sreg_MEM_WB|alu[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N24
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector4~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector4~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [27] & ( \cpu_datapath|stage_WB|Add0~101_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [27] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [27] & ( \cpu_datapath|stage_WB|Add0~101_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) 
// # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [27] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [27] & ( !\cpu_datapath|stage_WB|Add0~101_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [27]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [27] & ( !\cpu_datapath|stage_WB|Add0~101_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [27] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [27]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [27]),
	.dataf(!\cpu_datapath|stage_WB|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector4~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector4~0 .lut_mask = 64'h0300F30003F0F3F0;
defparam \cpu_datapath|stage_WB|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N34
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector4~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector4~1_combout  = ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( \cpu_datapath|stage_WB|Selector4~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout ) # 
// (\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector13~0_combout )) # (\cpu_datapath|sreg_MEM_WB|data [27]))) ) ) ) # ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// \cpu_datapath|stage_WB|Selector4~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout ) # (\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (\cpu_datapath|sreg_MEM_WB|data [27] & ((!\cpu_datapath|stage_WB|Selector13~0_combout )))) ) ) ) # ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector4~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (((\cpu_datapath|stage_WB|Selector24~1_combout  & \cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector13~0_combout )) # (\cpu_datapath|sreg_MEM_WB|data [27]))) ) ) ) # ( 
// !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector4~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector24~1_combout  & \cpu_datapath|stage_WB|Selector13~0_combout )))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [27] & ((!\cpu_datapath|stage_WB|Selector13~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [27]),
	.datab(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datae(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector4~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector4~1 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|stage_WB|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N3
dffeas \cpu_datapath|stage_ID|regfile|data[15][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~154 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~154_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[13][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][27]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][27]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[13][27]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[15][27]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][27]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[13][27]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[15][27]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][27]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][27]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[13][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[15][27]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][27]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~154 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~154 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs2~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~151 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~151_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[5][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[7][27]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|stage_ID|regfile|data[5][27]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[7][27]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][27]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[5][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((\cpu_datapath|stage_ID|regfile|data[7][27]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][27]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[4][27]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[5][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[7][27]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][27]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[7][27]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][27]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~151 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~151 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~152 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~152_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][27]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[3][27]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][27]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[3][27]~q  & \cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][27]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~151_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][27]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][27]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~151_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][27]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][27]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~151_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][27]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~152 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~152 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~153 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~153_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[9][27]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[11][27]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[11][27]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[8][27]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[8][27]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[11][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~153 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~153 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu_datapath|sreg_ID_EX|rs2~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~149 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~149_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][27]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][27]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][27]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[27][27]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[31][27]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][27]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][27]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][27]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[31][27]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][27]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[19][27]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[31][27]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][27]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~149 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~149 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu_datapath|sreg_ID_EX|rs2~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~148 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~148_combout  = ( \cpu_datapath|stage_ID|regfile|data[26][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[22][27]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[30][27]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[26][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[22][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[30][27]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[26][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[18][27]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[26][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[18][27]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[22][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][27]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[30][27]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[26][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~148 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~148 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~147 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~147_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][27]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[29][27]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][27]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][27]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][27]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][27]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][27]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~147 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~147 .lut_mask = 64'h55335533000FFF0F;
defparam \cpu_datapath|sreg_ID_EX|rs2~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~146 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~146_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][27]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][27]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][27]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[24][27]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][27]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[16][27]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][27]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[16][27]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][27]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[28][27]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][27]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][27]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~146 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~146 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu_datapath|sreg_ID_EX|rs2~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y28_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~150 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~150_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~147_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~146_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|sreg_ID_EX|rs2~148_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~149_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~147_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~146_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~148_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~149_combout  & (\cpu_datapath|sreg_IF_ID|rdata [21]))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~147_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~146_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|sreg_ID_EX|rs2~148_combout )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_ID_EX|rs2~149_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~147_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~146_combout  & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~148_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~149_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~149_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~148_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~147_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~150 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~150 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \cpu_datapath|sreg_ID_EX|rs2~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~155 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~155_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~153_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~150_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~152_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~154_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~153_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~150_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~152_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~154_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~153_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~150_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~152_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~154_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~153_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~150_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~152_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~154_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~154_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~152_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~153_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~155 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~155 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu_datapath|sreg_ID_EX|rs2~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N37
dffeas \cpu_datapath|sreg_ID_EX|rs2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|f~4 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|f~4_combout  = ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (!\cpu_datapath|stage_EX|Equal0~1_combout  & ((!\cpu_datapath|stage_EX|Selector3~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (!\cpu_datapath|sreg_ID_EX|rs2 [28])) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( (!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector3~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [28])) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [28]),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|f~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|f~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|f~4 .lut_mask = 64'h1D1D1D1DE2E2E2E2;
defparam \cpu_datapath|stage_EX|ALU|f~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~97 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~97_combout  = ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[26]~7_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  
// & (((!\cpu_datapath|stage_EX|Selector30~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout 
//  & (\cpu_datapath|stage_EX|Selector30~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[27]~8_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~97 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~97 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \cpu_datapath|sreg_EX_MEM|alu~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~98 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~98_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~97_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout )))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~97_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout )))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~97_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout )))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~97_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~97_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~98 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~98 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu_datapath|sreg_EX_MEM|alu~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y22_N6
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~99 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~99_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~98_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( 
// \cpu_datapath|sreg_EX_MEM|alu~98_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (\cpu_datapath|stage_EX|Selector27~0_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (((!\cpu_datapath|stage_EX|Selector27~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~98_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|Selector27~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|Selector27~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~98_combout  & ( (\cpu_datapath|stage_EX|Selector27~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [0] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~26_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~23_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~99 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~99 .lut_mask = 64'h0407C4C73437F4F7;
defparam \cpu_datapath|sreg_EX_MEM|alu~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~101 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~101_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[28]~3_combout  & ((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector3~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [28])))) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & ( ((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector3~0_combout ))) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [28]))) # (\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [28]),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~101 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~101 .lut_mask = 64'h1FDF1FDF010D010D;
defparam \cpu_datapath|sreg_EX_MEM|alu~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y21_N34
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~102 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~102_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~101_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ) # ((!\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ))) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~101_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout  & (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout 
//  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[28]~100_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~102 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~102 .lut_mask = 64'h00020002CCCECCCE;
defparam \cpu_datapath|sreg_EX_MEM|alu~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N18
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~103 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~103_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~99_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~102_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ) # ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// (\cpu_datapath|stage_EX|ALU|Add0~117_sumout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|stage_EX|ALU|f~4_combout )))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~99_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~102_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|Add0~117_sumout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|stage_EX|ALU|f~4_combout ))))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~99_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~102_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|Add0~117_sumout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// ((\cpu_datapath|stage_EX|ALU|f~4_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~99_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~102_combout  & ( (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// (\cpu_datapath|stage_EX|ALU|Add0~117_sumout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|stage_EX|ALU|f~4_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|stage_EX|ALU|Add0~117_sumout ),
	.datad(!\cpu_datapath|stage_EX|ALU|f~4_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~99_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~103 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~103 .lut_mask = 64'h04158C9D2637AEBF;
defparam \cpu_datapath|sreg_EX_MEM|alu~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \cpu_datapath|sreg_EX_MEM|alu[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N15
dffeas \cpu_datapath|sreg_MEM_WB|alu[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N14
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector3~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector3~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [28] & ( \cpu_datapath|stage_WB|Add0~105_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [28])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [28] & ( \cpu_datapath|stage_WB|Add0~105_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [28])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [28] & ( !\cpu_datapath|stage_WB|Add0~105_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [28]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [28] & ( !\cpu_datapath|stage_WB|Add0~105_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [28])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [28]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [28]),
	.dataf(!\cpu_datapath|stage_WB|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector3~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector3~0 .lut_mask = 64'h0050A0F00A5AAAFA;
defparam \cpu_datapath|stage_WB|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N36
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector3~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector3~1_combout  = ( \cpu_datapath|stage_WB|Selector13~0_combout  & ( \cpu_datapath|stage_WB|Selector3~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout )) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector13~0_combout  & ( \cpu_datapath|stage_WB|Selector3~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout ) 
// # (\cpu_datapath|sreg_MEM_WB|data [28]) ) ) ) # ( \cpu_datapath|stage_WB|Selector13~0_combout  & ( !\cpu_datapath|stage_WB|Selector3~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|Selector24~1_combout )) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector13~0_combout  & ( !\cpu_datapath|stage_WB|Selector3~0_combout  & ( (\cpu_datapath|stage_WB|Selector30~2_combout  
// & \cpu_datapath|sreg_MEM_WB|data [28]) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [28]),
	.datac(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datad(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector3~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector3~1 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \cpu_datapath|stage_WB|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N5
dffeas \cpu_datapath|stage_ID|regfile|data[14][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~44 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~44_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][28]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[12][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][28]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][28]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][28]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~44 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~44 .lut_mask = 64'h30503F50305F3F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~41 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~41_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// ((\cpu_datapath|stage_ID|regfile|data[5][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[6][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][28]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15]) # ((\cpu_datapath|stage_ID|regfile|data[5][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[6][28]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[5][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[6][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[5][28]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[6][28]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][28]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[5][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][28]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~41 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~41 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~42 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~42_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][28]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~41_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # 
// (\cpu_datapath|stage_ID|regfile|data[2][28]~q )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][28]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][28]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~41_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][28]~q )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][28]~q  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][28]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~41_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & \cpu_datapath|stage_ID|regfile|data[2][28]~q )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout )) # 
// (\cpu_datapath|stage_ID|regfile|data[1][28]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][28]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~41_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// \cpu_datapath|stage_ID|regfile|data[2][28]~q )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][28]~q  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][28]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[2][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][28]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~42 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~42 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \cpu_datapath|sreg_ID_EX|rs1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~43 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~43_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[9][28]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][28]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][28]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[10][28]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[8][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][28]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][28]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][28]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][28]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~43 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~43 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~36 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~36_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][28]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][28]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][28]~q  & ( \cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][28]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[16][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][28]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][28]~q  & ( !\cpu_datapath|stage_ID|regfile|data[20][28]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[16][28]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[24][28]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][28]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][28]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][28]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[20][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~36 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~36 .lut_mask = 64'h220A225F770A775F;
defparam \cpu_datapath|sreg_ID_EX|rs1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~37 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~37_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[25][28]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[25][28]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][28]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][28]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[21][28]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][28]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][28]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][28]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~37 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~37 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~38 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~38_combout  = ( \cpu_datapath|stage_ID|regfile|data[26][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[22][28]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[30][28]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[26][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[30][28]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[26][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( 
// (\cpu_datapath|stage_ID|regfile|data[18][28]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[26][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// \cpu_datapath|stage_ID|regfile|data[18][28]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][28]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][28]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[26][28]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~38 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~38 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~39 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~39_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][28]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][28]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][28]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][28]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][28]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][28]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][28]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[27][28]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][28]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][28]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[23][28]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][28]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~39 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~39 .lut_mask = 64'h335533550F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~40 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~40_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~38_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~39_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~36_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & ((\cpu_datapath|sreg_ID_EX|rs1~37_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~38_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~39_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|sreg_ID_EX|rs1~36_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|sreg_ID_EX|rs1~37_combout )))) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|rs1~38_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~39_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|sreg_ID_EX|rs1~36_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & (((\cpu_datapath|sreg_ID_EX|rs1~37_combout  & !\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~38_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~39_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~36_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~37_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~36_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~37_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~38_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~40 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~40 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~45 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~45_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~43_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~40_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~42_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~44_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~43_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~40_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~42_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~44_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~43_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~40_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~42_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~44_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~43_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~40_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~42_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~44_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~44_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~42_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~43_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~45 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~45 .lut_mask = 64'h0145236789CDABEF;
defparam \cpu_datapath|sreg_ID_EX|rs1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \cpu_datapath|sreg_ID_EX|rs1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[28]~3 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[28]~3_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [28] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [28]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [28] & ( (\cpu_datapath|sreg_ID_EX|pc 
// [28] & \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [28]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[28]~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[28]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu_datapath|stage_EX|alumux1_out[28]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~11 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  = ( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[28]~3_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( 
// \cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[28]~3_combout )) 
// ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[26]~7_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[25]~6_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[27]~8_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~11 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~11 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~18 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout  = ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  ) ) # ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~18 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~91 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~91_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[26]~90_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout  & (\cpu_datapath|stage_EX|Selector6~1_combout  & !\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout )) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (((\cpu_datapath|stage_EX|Selector6~1_combout )) # (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout )))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector6~1_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~18_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu[26]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~91 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~91 .lut_mask = 64'h707F707F10101010;
defparam \cpu_datapath|sreg_EX_MEM|alu~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~86 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~86_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout 
// )) # (\cpu_datapath|stage_EX|Selector29~0_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~44_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~86 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~86 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpu_datapath|sreg_EX_MEM|alu~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~88 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~88_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~86_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # 
// (\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~86_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout 
// ))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~86_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [0] & ((!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout ))))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~86_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[26]~87_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~17_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~20_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~88 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~88 .lut_mask = 64'h202A707A252F757F;
defparam \cpu_datapath|sreg_EX_MEM|alu~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~92 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~92_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~88_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~105_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu~91_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|stage_EX|ALU|f~2_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~88_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~105_sumout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|sreg_EX_MEM|alu~91_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # 
// ((\cpu_datapath|stage_EX|ALU|f~2_combout )))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~88_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~105_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # 
// ((\cpu_datapath|sreg_EX_MEM|alu~91_combout )))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|stage_EX|ALU|f~2_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~88_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|Add0~105_sumout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~91_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout  & 
// (\cpu_datapath|stage_EX|ALU|f~2_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[10]~40_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|stage_EX|ALU|f~2_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~91_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~88_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~92 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~92 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu_datapath|sreg_EX_MEM|alu~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \cpu_datapath|sreg_EX_MEM|alu[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N33
dffeas \cpu_datapath|sreg_MEM_WB|alu[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector6~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector6~0_combout  = ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( \cpu_datapath|stage_WB|Add0~93_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [25]) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( \cpu_datapath|stage_WB|Add0~93_sumout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]) # (\cpu_datapath|sreg_MEM_WB|alu [25]) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( 
// !\cpu_datapath|stage_WB|Add0~93_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [25]) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ( !\cpu_datapath|stage_WB|Add0~93_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|alu [25] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|alu [25]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [25]),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.dataf(!\cpu_datapath|stage_WB|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector6~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector6~0 .lut_mask = 64'h44440C0C77770C0C;
defparam \cpu_datapath|stage_WB|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N32
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector6~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector6~1_combout  = ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|Selector6~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout ) # ((!\cpu_datapath|stage_WB|Selector13~0_combout  & 
// ((\cpu_datapath|sreg_MEM_WB|data [25]))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|Selector6~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [25]))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|Selector6~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout  
// & (((\cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [25]))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|Selector6~0_combout  & ( (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout 
//  & ((\cpu_datapath|sreg_MEM_WB|data [25]))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [25]),
	.datac(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector6~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector6~1 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|stage_WB|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N37
dffeas \cpu_datapath|stage_ID|regfile|data[14][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~74 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~74_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][25]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][25]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[12][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[14][25]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][25]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[12][25]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][25]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~74 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~74 .lut_mask = 64'h02A252F207A757F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~71 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~71_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][25]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][25]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][25]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][25]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[4][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[6][25]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][25]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[6][25]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][25]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[5][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][25]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[6][25]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][25]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][25]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][25]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~71 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~71 .lut_mask = 64'h4700473347CC47FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~72 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~72_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][25]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][25]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][25]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][25]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][25]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|sreg_ID_EX|rs1~71_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[2][25]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][25]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|sreg_ID_EX|rs1~71_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[2][25]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][25]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~71_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[2][25]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][25]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~72 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~72 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~73 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~73_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][25]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[9][25]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][25]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][25]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][25]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][25]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][25]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][25]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][25]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~73 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~73 .lut_mask = 64'h05AF05AF22227777;
defparam \cpu_datapath|sreg_ID_EX|rs1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~66 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~66_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][25]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][25]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][25]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[16][25]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][25]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[16][25]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[20][25]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][25]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[24][25]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[20][25]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][25]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][25]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][25]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~66 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~66 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~68 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~68_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[26][25]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[26][25]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][25]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[22][25]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[18][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[22][25]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][25]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][25]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][25]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][25]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~68 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~68 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~67 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~67_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[25][25]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[25][25]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[21][25]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[17][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[21][25]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][25]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][25]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][25]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][25]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~67 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~67 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~69 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~69_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][25]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][25]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][25]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][25]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][25]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[27][25]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][25]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][25]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][25]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][25]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~69 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~69 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~70 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~70_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~67_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~69_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~66_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & ((\cpu_datapath|sreg_ID_EX|rs1~68_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~67_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~69_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~66_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~68_combout ))))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata 
// [16])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~67_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~69_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~66_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~68_combout ))))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~67_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~69_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~66_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~68_combout 
// ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~66_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~68_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~67_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~70 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~70 .lut_mask = 64'h440C770C443F773F;
defparam \cpu_datapath|sreg_ID_EX|rs1~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~75 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~75_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~70_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~73_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~74_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~70_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1~72_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~70_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~73_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~74_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~70_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1~72_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~74_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~72_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~73_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~75 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~75 .lut_mask = 64'h030305F5F3F305F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \cpu_datapath|sreg_ID_EX|rs1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[25]~6 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[25]~6_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( \cpu_datapath|sreg_ID_EX|rs1 [25] & ( \cpu_datapath|sreg_ID_EX|pc [25] ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( 
// \cpu_datapath|sreg_ID_EX|rs1 [25] ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ( !\cpu_datapath|sreg_ID_EX|rs1 [25] & ( \cpu_datapath|sreg_ID_EX|pc [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [25]),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[25]~6 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[25]~6 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu_datapath|stage_EX|alumux1_out[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~28 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[26]~7_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[24]~5_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[25]~6_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[25]~6_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[26]~7_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~28 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~28 .lut_mask = 64'h11BB050511BBAFAF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~13 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout  = ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout 
// ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~13 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~13 .lut_mask = 64'h202A202A757F757F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~16 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~16 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~16 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~79 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~79_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout 
// )) # (\cpu_datapath|stage_EX|Selector29~0_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~23_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~32_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~79 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~79 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpu_datapath|sreg_EX_MEM|alu~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N14
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~80 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~80_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~79_combout  & ( ((!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout )) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~79_combout  
// & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout 
// ))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|stage_EX|Selector27~0_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~79_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|Selector27~0_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~79_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~80 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~80 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~36 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ))))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector29~0_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~28_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~27_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~36 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~36 .lut_mask = 64'h220A220A770A770A;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~116 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~116_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & (((\cpu_datapath|stage_EX|Selector8~0_combout )))) # 
// (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & (((!\cpu_datapath|stage_EX|Selector8~0_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & (\cpu_datapath|stage_EX|Selector8~0_combout ))))) ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout  
// & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs2 [23])))) # (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2 [23])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|stage_EX|alumux1_out[23]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [23]))))) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[23]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [23]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector8~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~116 .extended_lut = "on";
defparam \cpu_datapath|sreg_EX_MEM|alu~116 .lut_mask = 64'h5B015B015BCD5BCD;
defparam \cpu_datapath|sreg_EX_MEM|alu~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N10
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~81 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~81_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~97_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ) # ((\cpu_datapath|sreg_EX_MEM|alu~80_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~116_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~97_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// (\cpu_datapath|sreg_EX_MEM|alu~80_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~116_combout )))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~80_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~116_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~81 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~81 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu_datapath|sreg_EX_MEM|alu~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \cpu_datapath|sreg_EX_MEM|alu[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \cpu_datapath|stage_IF|PC|data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~85_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N24
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~89 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~89_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [24] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~86  ))
// \cpu_datapath|stage_IF|Add0~90  = CARRY(( \cpu_datapath|stage_IF|PC|data [24] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~89_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~89 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \cpu_datapath|stage_IF|PC|data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~89_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[24] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N26
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~93 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~93_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [25] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~90  ))
// \cpu_datapath|stage_IF|Add0~94  = CARRY(( \cpu_datapath|stage_IF|PC|data [25] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~93_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~93 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \cpu_datapath|stage_IF|PC|data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~93_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[25] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N28
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~97 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~97_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [26] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~94  ))
// \cpu_datapath|stage_IF|Add0~98  = CARRY(( \cpu_datapath|stage_IF|PC|data [26] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~97_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~97 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \cpu_datapath|stage_IF|PC|data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~97_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[26] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N30
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~101 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~101_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [27] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~98  ))
// \cpu_datapath|stage_IF|Add0~102  = CARRY(( \cpu_datapath|stage_IF|PC|data [27] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~101_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~101 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \cpu_datapath|stage_IF|PC|data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~101_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[27] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N32
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~105 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~105_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [28] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~102  ))
// \cpu_datapath|stage_IF|Add0~106  = CARRY(( \cpu_datapath|stage_IF|PC|data [28] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~105_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~105 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N33
dffeas \cpu_datapath|stage_IF|PC|data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~105_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[28] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N34
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~109 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~109_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [29] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~106  ))
// \cpu_datapath|stage_IF|Add0~110  = CARRY(( \cpu_datapath|stage_IF|PC|data [29] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~109_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~109 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N35
dffeas \cpu_datapath|stage_IF|PC|data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~109_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[29] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N36
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~113 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~113_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [30] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~110  ))
// \cpu_datapath|stage_IF|Add0~114  = CARRY(( \cpu_datapath|stage_IF|PC|data [30] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~113_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~113 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N37
dffeas \cpu_datapath|stage_IF|PC|data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~113_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[30] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N38
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~117 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~117_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [31] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~117 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N11
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \cpu_datapath|sreg_MEM_WB|alu[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \cpu_datapath|sreg_EX_MEM|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N39
dffeas \cpu_datapath|sreg_MEM_WB|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N38
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~117 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~117_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [31] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~117 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector0~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector0~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [31] & ( \cpu_datapath|stage_WB|Add0~117_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [31])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [31] & ( \cpu_datapath|stage_WB|Add0~117_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [31])) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [31] & ( !\cpu_datapath|stage_WB|Add0~117_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [31]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [31] & ( !\cpu_datapath|stage_WB|Add0~117_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [31])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [31]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [31]),
	.dataf(!\cpu_datapath|stage_WB|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector0~0 .lut_mask = 64'h000CC0CC303CF0FC;
defparam \cpu_datapath|stage_WB|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N32
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector0~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector0~1_combout  = ( \cpu_datapath|sreg_MEM_WB|data [31] & ( \cpu_datapath|stage_WB|Selector0~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout ) # ((!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|regfilemux_o~0_combout ))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [31] & ( \cpu_datapath|stage_WB|Selector0~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~2_combout )))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [31] & ( !\cpu_datapath|stage_WB|Selector0~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (((\cpu_datapath|stage_WB|Selector30~2_combout )))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & 
// (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [31] & ( !\cpu_datapath|stage_WB|Selector0~0_combout  & ( (\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & 
// ((\cpu_datapath|stage_WB|Selector24~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datab(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [31]),
	.dataf(!\cpu_datapath|stage_WB|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector0~1 .lut_mask = 64'h051105BBAF11AFBB;
defparam \cpu_datapath|stage_WB|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[13][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N3
dffeas \cpu_datapath|stage_ID|regfile|data[15][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[14][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[12][31]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[12][31]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][31]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N7
dffeas \cpu_datapath|stage_ID|regfile|data[12][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~64 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~64_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[13][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][31]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][31]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[13][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[15][31]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[13][31]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[15][31]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][31]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][31]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[13][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[15][31]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][31]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][31]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~64 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~64 .lut_mask = 64'h00473347CC47FF47;
defparam \cpu_datapath|sreg_ID_EX|rs2~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \cpu_datapath|stage_ID|regfile|data[11][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N31
dffeas \cpu_datapath|stage_ID|regfile|data[9][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \cpu_datapath|stage_ID|regfile|data[8][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \cpu_datapath|stage_ID|regfile|data[10][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~63 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~63_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[9][31]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[11][31]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[11][31]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[8][31]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[8][31]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[11][31]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][31]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][31]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][31]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~63 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~63 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs2~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N9
dffeas \cpu_datapath|stage_ID|regfile|data[3][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N11
dffeas \cpu_datapath|stage_ID|regfile|data[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N21
dffeas \cpu_datapath|stage_ID|regfile|data[7][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \cpu_datapath|stage_ID|regfile|data[5][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N6
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[4][31]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[4][31]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][31]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N7
dffeas \cpu_datapath|stage_ID|regfile|data[4][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N33
dffeas \cpu_datapath|stage_ID|regfile|data[6][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~61 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~61_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][31]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][31]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][31]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[4][31]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[4][31]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[7][31]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][31]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][31]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][31]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~61 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~61 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu_datapath|sreg_ID_EX|rs2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y27_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~62 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~62_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][31]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~61_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][31]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][31]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][31]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~61_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][31]~q )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][31]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][31]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~61_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][31]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][31]~q ))))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][31]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~61_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][31]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][31]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][31]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][31]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][31]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~62 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~62 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N5
dffeas \cpu_datapath|stage_ID|regfile|data[30][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N20
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[18][31]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[18][31]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][31]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[18][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N21
dffeas \cpu_datapath|stage_ID|regfile|data[18][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N1
dffeas \cpu_datapath|stage_ID|regfile|data[26][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N3
dffeas \cpu_datapath|stage_ID|regfile|data[22][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~58 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~58_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][31]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][31]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][31]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[18][31]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[18][31]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][31]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][31]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][31]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][31]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~58 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~58 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \cpu_datapath|sreg_ID_EX|rs2~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N34
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[25][31]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[25][31]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[25][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][31]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[25][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[25][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N35
dffeas \cpu_datapath|stage_ID|regfile|data[25][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[25][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N4
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[17][31]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[17][31]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[17][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][31]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[17][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[17][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N5
dffeas \cpu_datapath|stage_ID|regfile|data[17][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[17][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N21
dffeas \cpu_datapath|stage_ID|regfile|data[29][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N17
dffeas \cpu_datapath|stage_ID|regfile|data[21][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~57 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~57_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[25][31]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][31]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[25][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[29][31]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[17][31]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[17][31]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][31]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][31]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][31]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~57 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~57 .lut_mask = 64'h330033FF550F550F;
defparam \cpu_datapath|sreg_ID_EX|rs2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N29
dffeas \cpu_datapath|stage_ID|regfile|data[28][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N27
dffeas \cpu_datapath|stage_ID|regfile|data[16][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N25
dffeas \cpu_datapath|stage_ID|regfile|data[24][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N5
dffeas \cpu_datapath|stage_ID|regfile|data[20][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~56 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~56_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][31]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[28][31]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][31]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][31]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][31]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][31]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][31]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][31]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~56 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~56 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs2~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N21
dffeas \cpu_datapath|stage_ID|regfile|data[19][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N23
dffeas \cpu_datapath|stage_ID|regfile|data[27][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N19
dffeas \cpu_datapath|stage_ID|regfile|data[23][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N33
dffeas \cpu_datapath|stage_ID|regfile|data[31][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~59 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~59_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][31]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[27][31]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][31]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22]) # 
// (\cpu_datapath|stage_ID|regfile|data[27][31]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # 
// (\cpu_datapath|stage_ID|regfile|data[19][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[27][31]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][31]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[19][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][31]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][31]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][31]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[31][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~59 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~59 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~60 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~60_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( \cpu_datapath|sreg_ID_EX|rs2~59_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~58_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata 
// [21] & ( \cpu_datapath|sreg_ID_EX|rs2~59_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~56_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~57_combout )) ) ) ) # ( 
// \cpu_datapath|sreg_IF_ID|rdata [21] & ( !\cpu_datapath|sreg_ID_EX|rs2~59_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~58_combout ) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~59_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~56_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~57_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~58_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~57_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~56_combout ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~60 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~60 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu_datapath|sreg_ID_EX|rs2~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~65 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~65_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~62_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~60_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~63_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~64_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~62_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~60_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs2~63_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~64_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~62_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~60_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2~63_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs2~64_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~62_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~60_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~63_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~64_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~64_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~63_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~62_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~65 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~65 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \cpu_datapath|sreg_ID_EX|rs2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \cpu_datapath|sreg_ID_EX|rs2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~129 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~129_sumout  = SUM(( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  ) + ( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # 
// (\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|sreg_ID_EX|rs2 [31]))))) ) + ( \cpu_datapath|stage_EX|ALU|Add0~126  ))

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [31]),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~129_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~129 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~129 .lut_mask = 64'h00004B78000000FF;
defparam \cpu_datapath|stage_EX|ALU|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE_combout  = ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & !\cpu_datapath|stage_EX|Selector29~0_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE .lut_mask = 64'hF000000000000000;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y20_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector0~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [31] & ( \cpu_datapath|stage_EX|Equal0~1_combout  ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [31] & ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm 
// [12] ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [31] & ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [31]),
	.dataf(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector0~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \cpu_datapath|stage_EX|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y20_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector0~0_combout  = ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( \cpu_datapath|stage_EX|Selector0~0_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])) ) ) ) # ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( \cpu_datapath|stage_EX|Selector0~0_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  
// & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) 
// ) ) ) # ( \cpu_datapath|stage_EX|Selector27~0_combout  & ( !\cpu_datapath|stage_EX|Selector0~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|stage_EX|alumux1_out[31]~1_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector27~0_combout  & ( !\cpu_datapath|stage_EX|Selector0~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~0DUPLICATE_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector0~0 .lut_mask = 64'h00CE00CCCC57CC55;
defparam \cpu_datapath|stage_EX|ALU|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~48 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout 
// )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector31~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[29]~4_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[30]~2_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[29]~4_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[30]~2_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[28]~3_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~48 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~48 .lut_mask = 64'h03034477CFCF4477;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~49 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~49_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout )) # 
// (\cpu_datapath|stage_EX|Selector28~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout 
// ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~46_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~42_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~48_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~49 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~49 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector0~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector0~1_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~129_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~49_combout )) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~129_sumout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~49_combout )) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout ))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~49_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~33_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector0~1 .lut_mask = 64'h02130213CEDFCEDF;
defparam \cpu_datapath|stage_EX|ALU|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y20_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector0~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector0~2_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|Selector0~1_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((((\cpu_datapath|stage_EX|ALU|Selector0~0_combout ))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|Selector0~1_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|ALU|Add0~129_sumout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((((\cpu_datapath|stage_EX|ALU|Selector0~0_combout ))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|stage_EX|ALU|Add0~129_sumout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector0~0_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector0~1_combout ),
	.datag(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector0~2 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|ALU|Selector0~2 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu_datapath|stage_EX|ALU|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \cpu_datapath|sreg_EX_MEM|alu[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|ALU|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N39
dffeas \cpu_datapath|stage_IF|PC|data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~117_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[31] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N21
dffeas \cpu_datapath|sreg_IF_ID|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \cpu_datapath|sreg_ID_EX|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~23 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~23_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[9][31]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][31]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][31]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][31]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][31]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][31]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][31]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][31]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~23 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~23 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~17 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~17_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # 
// (\cpu_datapath|stage_ID|regfile|data[21][31]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[25][31]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][31]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[21][31]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][31]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[21][31]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[25][31]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[21][31]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][31]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][31]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][31]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][31]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~17 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~17 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|sreg_ID_EX|rs1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~18 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~18_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][31]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[18][31]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[26][31]~q  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [17]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[18][31]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[26][31]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][31]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[22][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[18][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[26][31]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][31]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][31]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][31]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~18 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~18 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~19 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~19_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18]) # 
// (\cpu_datapath|stage_ID|regfile|data[27][31]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[23][31]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[19][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[27][31]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[23][31]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|stage_ID|regfile|data[27][31]~q  & \cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[23][31]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[27][31]~q  & \cpu_datapath|sreg_IF_ID|rdata [18])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][31]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][31]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][31]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~19 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~19 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~16 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~16_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[16][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # 
// (\cpu_datapath|stage_ID|regfile|data[24][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[20][31]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][31]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[16][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[24][31]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[20][31]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[24][31]~q  & (\cpu_datapath|sreg_IF_ID|rdata [18]))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[20][31]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[16][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[24][31]~q  & (\cpu_datapath|sreg_IF_ID|rdata [18]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18] & \cpu_datapath|stage_ID|regfile|data[20][31]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][31]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[20][31]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][31]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~16 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~16 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~20 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~20_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~16_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~18_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~19_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~16_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~18_combout )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~19_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~16_combout  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|sreg_ID_EX|rs1~17_combout ) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~16_combout  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|sreg_ID_EX|rs1~17_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~17_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~18_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~19_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~16_combout ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~20 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~20 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~21 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~21_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[5][31]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][31]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[5][31]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][31]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[6][31]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][31]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[4][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[6][31]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][31]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][31]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][31]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~21 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~21 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~22 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~22_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][31]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][31]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][31]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][31]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][31]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~21_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][31]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][31]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|sreg_ID_EX|rs1~21_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][31]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~21_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][31]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[2][31]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][31]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~22 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~22 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~24 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~24_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[14][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][31]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][31]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][31]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [15] & ((\cpu_datapath|stage_ID|regfile|data[15][31]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][31]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata 
// [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][31]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][31]~q ))))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][31]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][31]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][31]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][31]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][31]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][31]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][31]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~24 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~24 .lut_mask = 64'h110311CFDD03DDCF;
defparam \cpu_datapath|sreg_ID_EX|rs1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~25 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~25_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~22_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~24_combout  & ( ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~20_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~23_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~22_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~24_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~20_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~23_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~22_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~24_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~20_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~23_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~22_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~24_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~20_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~23_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~23_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~20_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~22_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~25 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~25 .lut_mask = 64'h02A252F207A757F7;
defparam \cpu_datapath|sreg_ID_EX|rs1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N9
dffeas \cpu_datapath|sreg_ID_EX|rs1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[31]~1 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[31]~1_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [31]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [31] & ( (\cpu_datapath|sreg_ID_EX|pc 
// [31] & \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [31]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[31]~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[31]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu_datapath|stage_EX|alumux1_out[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N38
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~10 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout  = ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ) # (\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~10 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~10 .lut_mask = 64'h00CC474733FF4747;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~9 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  = (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout )))))

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~8_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~9 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~9 .lut_mask = 64'h084C084C084C084C;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~70 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~70_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout 
// )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ))))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ))))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  
// & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~39_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~25_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~17_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~70 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~70 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N6
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~71 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~71_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~70_combout  & ( ((!\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout ))) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~70_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~70_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// \cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout )))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~70_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout ))) # 
// (\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~71 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~71 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \cpu_datapath|sreg_EX_MEM|alu~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~33 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout )) # 
// (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ))) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout 
//  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout )))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~33 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~33 .lut_mask = 64'h048C048C26AE26AE;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector11~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector11~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector11~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector11~0 .lut_mask = 64'h515D515D55555555;
defparam \cpu_datapath|stage_EX|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~128 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~128_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector11~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )))) # 
// (\cpu_datapath|stage_EX|Selector11~0_combout  & (((!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|Selector11~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )))))) ) ) # ( 
// \cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|rs2 [20] & (((\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2 [20] & 
// (((!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|sreg_ID_EX|rs2 [20] & ((\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [20]),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout ),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector11~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~128 .extended_lut = "on";
defparam \cpu_datapath|sreg_EX_MEM|alu~128 .lut_mask = 64'h0C2E0C2EC5E7C5E7;
defparam \cpu_datapath|sreg_EX_MEM|alu~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Add0~85 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Add0~85_sumout  = SUM(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector11~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [20])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~82  ))
// \cpu_datapath|stage_EX|ALU|Add0~86  = CARRY(( !\cpu_datapath|stage_EX|ALU|Equal0~0_combout  $ (((!\cpu_datapath|stage_EX|Equal0~1_combout  & ((\cpu_datapath|stage_EX|Selector11~0_combout ))) # (\cpu_datapath|stage_EX|Equal0~1_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2 [20])))) ) + ( \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  ) + ( \cpu_datapath|stage_EX|ALU|Add0~82  ))

	.dataa(!\cpu_datapath|stage_EX|ALU|Equal0~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [20]),
	.datad(!\cpu_datapath|stage_EX|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datag(gnd),
	.cin(\cpu_datapath|stage_EX|ALU|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_EX|ALU|Add0~85_sumout ),
	.cout(\cpu_datapath|stage_EX|ALU|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Add0~85 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Add0~85 .lut_mask = 64'h0000FF000000A965;
defparam \cpu_datapath|stage_EX|ALU|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N0
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~72 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~72_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~85_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout )) # (\cpu_datapath|sreg_EX_MEM|alu~71_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~128_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~85_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (\cpu_datapath|sreg_EX_MEM|alu~71_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (((\cpu_datapath|sreg_EX_MEM|alu~128_combout )))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu~71_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~128_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~72 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~72 .lut_mask = 64'h03470347CF47CF47;
defparam \cpu_datapath|sreg_EX_MEM|alu~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \cpu_datapath|sreg_EX_MEM|alu[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \cpu_datapath|sreg_MEM_WB|alu[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N16
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector11~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector11~0_combout  = ( \cpu_datapath|stage_WB|Add0~73_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|alu [20]))) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [20])))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1])) ) ) # ( !\cpu_datapath|stage_WB|Add0~73_sumout 
//  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|alu [20]))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [20])))) 
// ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [20]),
	.datad(!\cpu_datapath|sreg_MEM_WB|alu [20]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector11~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector11~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \cpu_datapath|stage_WB|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector11~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector11~1_combout  = ( \cpu_datapath|stage_WB|Selector11~0_combout  & ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~2_combout ) # ((!\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (\cpu_datapath|sreg_MEM_WB|data [20])) # (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector11~0_combout  & ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((\cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [20])) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) ) # ( \cpu_datapath|stage_WB|Selector11~0_combout  & ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & (((!\cpu_datapath|stage_WB|Selector13~0_combout )))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [20])) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector11~0_combout  & ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & ((!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [20])) # (\cpu_datapath|stage_WB|Selector13~0_combout  & ((\cpu_datapath|stage_WB|regfilemux_o~0_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [20]),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datad(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector11~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector11~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector11~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \cpu_datapath|stage_WB|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \cpu_datapath|stage_ID|regfile|data[8][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N15
dffeas \cpu_datapath|stage_ID|regfile|data[9][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[10][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[10][23]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[10][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \cpu_datapath|stage_ID|regfile|data[11][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[11][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[11][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~173 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~173_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][20]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][20]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][20]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][20]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][20]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// (\cpu_datapath|stage_ID|regfile|data[9][20]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][20]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[8][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[9][20]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][20]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][20]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][20]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][20]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][20]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~173 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~173 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N21
dffeas \cpu_datapath|stage_ID|regfile|data[14][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N13
dffeas \cpu_datapath|stage_ID|regfile|data[13][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[13][21]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[13][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N19
dffeas \cpu_datapath|stage_ID|regfile|data[15][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[15][19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[15][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N33
dffeas \cpu_datapath|stage_ID|regfile|data[12][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~174 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~174_combout  = ( \cpu_datapath|stage_ID|regfile|data[12][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[13][20]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][20]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[12][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[13][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[15][20]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[12][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[14][20]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[12][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[14][20]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[14][20]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[13][20]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[12][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~174 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~174 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \cpu_datapath|stage_ID|regfile|data[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[3][24]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[3][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \cpu_datapath|stage_ID|regfile|data[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[1][20]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[1][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \cpu_datapath|stage_ID|regfile|data[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N15
dffeas \cpu_datapath|stage_ID|regfile|data[5][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[5][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[5][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \cpu_datapath|stage_ID|regfile|data[4][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[4][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[4][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[6][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[6][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[6][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N33
dffeas \cpu_datapath|stage_ID|regfile|data[7][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[7][24]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[7][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[7][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~171 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~171_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][20]~q  & ( \cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][20]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][20]~q  & ( \cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[4][20]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[5][20]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][20]~q  & ( !\cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[4][20]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][20]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][20]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[5][20]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][20]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][20]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~171 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~171 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~172 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~172_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][20]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~171_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][20]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][20]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][20]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~171_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][20]~q ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][20]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][20]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~171_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][20]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][20]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][20]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~171_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][20]~q ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][20]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][20]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][20]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~172 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~172 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu_datapath|sreg_ID_EX|rs2~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N23
dffeas \cpu_datapath|stage_ID|regfile|data[30][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[30][10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[30][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N31
dffeas \cpu_datapath|stage_ID|regfile|data[26][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[26][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[26][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N9
dffeas \cpu_datapath|stage_ID|regfile|data[18][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N29
dffeas \cpu_datapath|stage_ID|regfile|data[22][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[22][3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[22][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[22][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~168 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~168_combout  = ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[22][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][20]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][20]~q )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( \cpu_datapath|stage_ID|regfile|data[22][20]~q  & ( (\cpu_datapath|stage_ID|regfile|data[18][20]~q ) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( !\cpu_datapath|stage_ID|regfile|data[22][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][20]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][20]~q )) ) ) ) # ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( !\cpu_datapath|stage_ID|regfile|data[22][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[18][20]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][20]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][20]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][20]~q ),
	.datae(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~168 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~168 .lut_mask = 64'h00F035350FFF3535;
defparam \cpu_datapath|sreg_ID_EX|rs2~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N25
dffeas \cpu_datapath|stage_ID|regfile|data[25][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[25][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[25][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N7
dffeas \cpu_datapath|stage_ID|regfile|data[17][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[17][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[17][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N35
dffeas \cpu_datapath|stage_ID|regfile|data[29][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[29][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[29][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N27
dffeas \cpu_datapath|stage_ID|regfile|data[21][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[21][22]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[21][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[21][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~167 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~167_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[29][20]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & \cpu_datapath|stage_ID|regfile|data[29][20]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][20]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][20]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][20]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][20]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][20]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[29][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~167 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~167 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N31
dffeas \cpu_datapath|stage_ID|regfile|data[27][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[27][21]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[27][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N13
dffeas \cpu_datapath|stage_ID|regfile|data[31][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[31][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N27
dffeas \cpu_datapath|stage_ID|regfile|data[19][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[19][28]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[19][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N29
dffeas \cpu_datapath|stage_ID|regfile|data[23][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[23][3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[23][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[23][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~169 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~169_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][20]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][20]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][20]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][20]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][20]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][20]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][20]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~169 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~169 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu_datapath|sreg_ID_EX|rs2~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N1
dffeas \cpu_datapath|stage_ID|regfile|data[24][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[24][29]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[24][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N37
dffeas \cpu_datapath|stage_ID|regfile|data[28][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[28][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[28][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N5
dffeas \cpu_datapath|stage_ID|regfile|data[16][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[16][30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[16][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N7
dffeas \cpu_datapath|stage_ID|regfile|data[20][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[20][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[20][20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[20][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~166 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~166_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[24][20]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][20]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[24][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[28][20]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[16][20]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[16][20]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][20]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[28][20]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~166 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~166 .lut_mask = 64'h00CC33FF47474747;
defparam \cpu_datapath|sreg_ID_EX|rs2~166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~170 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~170_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~169_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~166_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # 
// (\cpu_datapath|sreg_ID_EX|rs2~167_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|sreg_ID_EX|rs2~168_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~169_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~166_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~167_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|sreg_ID_EX|rs2~168_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [20]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~169_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~166_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~167_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|sreg_ID_EX|rs2~168_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~169_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~166_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|sreg_ID_EX|rs2~167_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [21] & (\cpu_datapath|sreg_ID_EX|rs2~168_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [20]))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~168_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~167_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~169_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~170 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~170 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \cpu_datapath|sreg_ID_EX|rs2~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~175 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~175_combout  = ( \cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~170_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~172_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~174_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~170_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~173_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~170_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~172_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~174_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~170_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2~173_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~173_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~174_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~172_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~175 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~175 .lut_mask = 64'h050503F3F5F503F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \cpu_datapath|sreg_ID_EX|rs2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~73 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~73_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout  & ((\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & 
// !\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout  & 
// !\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout  & ((\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~40_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~73 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~73 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \cpu_datapath|sreg_EX_MEM|alu~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~11 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~11 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~11 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~12 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout ))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout )) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~10_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~11DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~12 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~12 .lut_mask = 64'h0044004488CC88CC;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N12
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~74 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~74_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|Selector27~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|Selector27~0_combout ) # (\cpu_datapath|sreg_EX_MEM|alu~73_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ((\cpu_datapath|stage_EX|Selector27~0_combout 
// )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|Selector27~0_combout ) # (\cpu_datapath|sreg_EX_MEM|alu~73_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|Selector27~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (((\cpu_datapath|sreg_EX_MEM|alu~73_combout  & !\cpu_datapath|stage_EX|Selector27~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [0] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout  & ((\cpu_datapath|stage_EX|Selector27~0_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|sreg_EX_MEM|alu~73_combout  & !\cpu_datapath|stage_EX|Selector27~0_combout )))) ) ) 
// )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~73_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~74 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~74 .lut_mask = 64'h0344CF440377CF77;
defparam \cpu_datapath|sreg_EX_MEM|alu~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~34 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout )) # 
// (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ))) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ))) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout )))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~34 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~34 .lut_mask = 64'h048C048C26AE26AE;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N28
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~124 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~124_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector10~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )))) # 
// (\cpu_datapath|stage_EX|Selector10~0_combout  & (((!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|Selector10~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ))))) ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|rs2 [21] & (((\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2 [21] & (((!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|sreg_ID_EX|rs2 [21] & (\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [21]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector10~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~124 .extended_lut = "on";
defparam \cpu_datapath|sreg_EX_MEM|alu~124 .lut_mask = 64'h0CC50CC52EE72EE7;
defparam \cpu_datapath|sreg_EX_MEM|alu~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~75 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~75_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~74_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~124_combout  & ( ((\cpu_datapath|stage_EX|ALU|Add0~89_sumout ) # (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~74_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~124_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & \cpu_datapath|stage_EX|ALU|Add0~89_sumout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~74_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~124_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((\cpu_datapath|stage_EX|ALU|Add0~89_sumout ) # 
// (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~74_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~124_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// \cpu_datapath|stage_EX|ALU|Add0~89_sumout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Add0~89_sumout ),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~74_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~75 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~75 .lut_mask = 64'h08082A2A5D5D7F7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \cpu_datapath|sreg_EX_MEM|alu[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N39
dffeas \cpu_datapath|stage_IF|PC|data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~77_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[21] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \cpu_datapath|stage_IF|PC|data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~81_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[22] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N31
dffeas \cpu_datapath|sreg_IF_ID|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N21
dffeas \cpu_datapath|sreg_ID_EX|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~124 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~124_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][22]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][22]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][22]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][22]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][22]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[12][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][22]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][22]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][22]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][22]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~124 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~124 .lut_mask = 64'h440C770C443F773F;
defparam \cpu_datapath|sreg_ID_EX|rs1~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~123 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~123_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][22]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][22]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][22]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[8][22]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][22]~q  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// \cpu_datapath|stage_ID|regfile|data[8][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[10][22]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][22]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[9][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][22]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[10][22]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][22]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][22]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~123 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~123 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu_datapath|sreg_ID_EX|rs1~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~117 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~117_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][22]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[25][22]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][22]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[21][22]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[17][22]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[21][22]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][22]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][22]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[21][22]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][22]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~117 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~117 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y31_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~116 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~116_combout  = ( \cpu_datapath|stage_ID|regfile|data[24][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[28][22]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[24][22]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[28][22]~q  & \cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[24][22]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][22]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[24][22]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[20][22]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][22]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[20][22]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][22]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[24][22]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~116 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~116 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu_datapath|sreg_ID_EX|rs1~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~119 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~119_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[27][22]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][22]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[27][22]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[19][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][22]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[27][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[19][22]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[23][22]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][22]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[27][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][22]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[23][22]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][22]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][22]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][22]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[27][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~119 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~119 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~118 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~118_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18]) # 
// (\cpu_datapath|stage_ID|regfile|data[26][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[22][22]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][22]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[18][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[26][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[22][22]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|stage_ID|regfile|data[26][22]~q  & \cpu_datapath|sreg_IF_ID|rdata [18])))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[22][22]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[26][22]~q  & \cpu_datapath|sreg_IF_ID|rdata [18])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[22][22]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][22]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][22]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][22]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[18][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~118 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~118 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~120 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~120_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~119_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~118_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~116_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~117_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~119_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~118_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~116_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~117_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [16]))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~119_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~118_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|sreg_ID_EX|rs1~116_combout )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|sreg_ID_EX|rs1~117_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~119_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~118_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~116_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~117_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~117_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~116_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~119_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~120 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~120 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~121 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~121_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][22]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|stage_ID|regfile|data[5][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[6][22]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][22]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[5][22]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[6][22]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (((\cpu_datapath|stage_ID|regfile|data[5][22]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # (\cpu_datapath|stage_ID|regfile|data[6][22]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][22]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][22]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[5][22]~q  & \cpu_datapath|sreg_IF_ID|rdata [15])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][22]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][22]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][22]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][22]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~121 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~121 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~122 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~122_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][22]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][22]~q ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][22]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & \cpu_datapath|stage_ID|regfile|data[1][22]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][22]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~121_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][22]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][22]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~121_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][22]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][22]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[2][22]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~121_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][22]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~122 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~122 .lut_mask = 64'h05AF05AF22227777;
defparam \cpu_datapath|sreg_ID_EX|rs1~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~125 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~125_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~120_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~122_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~123_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~124_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~120_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~122_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & \cpu_datapath|sreg_ID_EX|rs1~123_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs1~124_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~120_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~122_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1~123_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~124_combout  & (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~120_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~122_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~123_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~124_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~124_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~123_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~120_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~125 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~125 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \cpu_datapath|sreg_ID_EX|rs1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N13
dffeas \cpu_datapath|sreg_ID_EX|rs1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[22]~11 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[22]~11_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [22] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [22]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [22] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [22]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[22]~11 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[22]~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~29 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  = ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout 
// ))))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout 
// ))))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[22]~11_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~29 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~29 .lut_mask = 64'h110311CFDD03DDCF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~26 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~26_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout  & \cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout 
//  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout  & ((\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout  & ( 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout 
// )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight1~29_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~32_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~30_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~26 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~26 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \cpu_datapath|sreg_EX_MEM|alu~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~25 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~25_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  & (\cpu_datapath|stage_EX|Selector24~0_combout  & 
// (!\cpu_datapath|stage_EX|Equal0~0_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((\cpu_datapath|stage_EX|Selector24~0_combout  & 
// !\cpu_datapath|stage_EX|Equal0~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout  & ( (!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  $ 
// (((!\cpu_datapath|stage_EX|Selector24~0_combout ) # (\cpu_datapath|stage_EX|Equal0~0_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout  & ( 
// (!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  & (\cpu_datapath|stage_EX|Selector24~0_combout  & (!\cpu_datapath|stage_EX|Equal0~0_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((\cpu_datapath|stage_EX|Selector24~0_combout  & !\cpu_datapath|stage_EX|Equal0~0_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  $ (((!\cpu_datapath|stage_EX|Selector24~0_combout ) # (\cpu_datapath|stage_EX|Equal0~0_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector24~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~25 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~25 .lut_mask = 64'h6500751065FF7510;
defparam \cpu_datapath|sreg_EX_MEM|alu~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~27 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~27_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~33_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & ((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout )))) # 
// (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~33_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout )))) 
// ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~16_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~13_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~27 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~27 .lut_mask = 64'h024602468ACE8ACE;
defparam \cpu_datapath|sreg_EX_MEM|alu~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~28 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~28_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~27_combout  & ( (!\rst~input_o  & \cpu_datapath|sreg_EX_MEM|alu~26_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~27_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # (\cpu_datapath|sreg_EX_MEM|alu~25_combout ))) ) ) ) # ( 
// \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~27_combout  & ( (!\rst~input_o  & \cpu_datapath|sreg_EX_MEM|alu~26_combout ) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~27_combout  & ( (!\rst~input_o  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & \cpu_datapath|sreg_EX_MEM|alu~25_combout )) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~26_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~25_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~28 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~28 .lut_mask = 64'h00220A0A88AA0A0A;
defparam \cpu_datapath|sreg_EX_MEM|alu~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \cpu_datapath|sreg_EX_MEM|alu[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \cpu_datapath|sreg_MEM_WB|alu[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N10
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~21 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~21_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [7] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~18  ))
// \cpu_datapath|stage_WB|Add0~22  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [7] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~21_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~21 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N4
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector24~2 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector24~2_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [7] & ( \cpu_datapath|stage_WB|Add0~21_sumout  ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [7] & ( \cpu_datapath|stage_WB|Add0~21_sumout  & ( 
// \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [7] & ( !\cpu_datapath|stage_WB|Add0~21_sumout  & ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [7]),
	.dataf(!\cpu_datapath|stage_WB|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector24~2 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector24~2 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \cpu_datapath|stage_WB|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N63
arriaii_io_ibuf \data_rdata[7]~input (
	.i(data_rdata[7]),
	.ibar(gnd),
	.o(\data_rdata[7]~input_o ));
// synopsys translate_off
defparam \data_rdata[7]~input .bus_hold = "false";
defparam \data_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \cpu_datapath|sreg_MEM_WB|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N10
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector24~3 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector24~3_combout  = ( !\cpu_datapath|stage_WB|Selector24~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (((\cpu_datapath|stage_WB|Selector24~2_combout 
// )))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (((\cpu_datapath|stage_WB|Selector24~1_combout )))))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & 
// (((\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (\cpu_datapath|sreg_MEM_WB|data [7])))) ) ) # ( \cpu_datapath|stage_WB|Selector24~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] 
// & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (((\cpu_datapath|stage_WB|Selector24~2_combout )))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (((\cpu_datapath|stage_WB|Selector24~1_combout )))))) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (((\cpu_datapath|stage_WB|Selector24~1_combout )))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (\cpu_datapath|sreg_MEM_WB|data [23])))) 
// ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datac(!\cpu_datapath|sreg_MEM_WB|data [23]),
	.datad(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector24~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector24~2_combout ),
	.datag(!\cpu_datapath|sreg_MEM_WB|data [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector24~3 .extended_lut = "on";
defparam \cpu_datapath|stage_WB|Selector24~3 .lut_mask = 64'h0167016789EF89EF;
defparam \cpu_datapath|stage_WB|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \cpu_datapath|stage_ID|regfile|data[14][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~244 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~244_combout  = ( \cpu_datapath|stage_ID|regfile|data[12][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][7]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][7]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[12][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[14][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][7]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[12][7]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[13][7]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[12][7]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// \cpu_datapath|stage_ID|regfile|data[13][7]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][7]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][7]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[13][7]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[12][7]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~244 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~244 .lut_mask = 64'h000FF0FF53535353;
defparam \cpu_datapath|sreg_ID_EX|rs1~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~243 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~243_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][7]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][7]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|stage_ID|regfile|data[9][7]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][7]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][7]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][7]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][7]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[10][7]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][7]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][7]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][7]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~243 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~243 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~243 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~241 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~241_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][7]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[6][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[4][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[6][7]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[4][7]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[6][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][7]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[5][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[6][7]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][7]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][7]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~241 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~241 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu_datapath|sreg_ID_EX|rs1~241 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~242 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~242_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][7]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][7]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][7]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][7]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][7]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~241_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][7]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][7]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~241_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][7]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][7]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][7]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~241_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][7]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~242 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~242 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~238 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~238_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][7]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][7]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][7]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][7]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][7]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][7]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[18][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][7]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][7]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~238 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~238 .lut_mask = 64'h220A225F770A775F;
defparam \cpu_datapath|sreg_ID_EX|rs1~238 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~239 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~239_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][7]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][7]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[19][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[27][7]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][7]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[27][7]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[31][7]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[23][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][7]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][7]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][7]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[23][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~239 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~239 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~236 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~236_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][7]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][7]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[24][7]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][7]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[16][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][7]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[24][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[16][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[20][7]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[20][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][7]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[24][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~236 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~236 .lut_mask = 64'h0A220A775F225F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~237 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~237_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][7]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[21][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][7]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][7]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[21][7]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[25][7]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[21][7]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[25][7]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][7]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][7]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[21][7]~q  & ((\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[25][7]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][7]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[25][7]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][7]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~237 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~237 .lut_mask = 64'h05220577AF22AF77;
defparam \cpu_datapath|sreg_ID_EX|rs1~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~240 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~240_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~236_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~237_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # ((!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|sreg_ID_EX|rs1~238_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~239_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~236_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~237_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~238_combout  & ((\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|sreg_ID_EX|rs1~239_combout 
// )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~236_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~237_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|sreg_ID_EX|rs1~238_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~239_combout  & \cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~236_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~237_combout  & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~238_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~239_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~238_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~239_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~236_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~240 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~240 .lut_mask = 64'h0053F0530F53FF53;
defparam \cpu_datapath|sreg_ID_EX|rs1~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~245 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~245_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~242_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~240_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~243_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~244_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~242_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~240_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~243_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~244_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~242_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~240_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~243_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~244_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~242_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~240_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~243_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~244_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~244_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~243_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~242_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~245 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~245 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \cpu_datapath|sreg_ID_EX|rs1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[7]~23 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[7]~23_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [7] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [7]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [7] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [7]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[7]~23 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[7]~23 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~6 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout 
// ))))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((!\cpu_datapath|stage_EX|Selector31~0_combout )))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout 
// ))))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~6 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~6 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~5 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout  = ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout 
// )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector30~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( 
// (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector30~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[0]~0_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~5 .lut_mask = 64'h22220A5F77770A5F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~9 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~9_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout ) # 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  
// & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ))))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ))))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout )) # (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~9 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~9 .lut_mask = 64'h041526378C9DAEBF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~9_combout ) # (\cpu_datapath|stage_EX|Selector27~0_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight1~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~9_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector31~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector31~1_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// ((!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ))))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// ((!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  
// & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector31~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector31~1 .lut_mask = 64'h003000D1003A00DB;
defparam \cpu_datapath|stage_EX|ALU|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector2~0 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector2~0_combout  = ( \cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( \cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # (\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]) ) 
// ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( \cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & 
// \cpu_datapath|stage_EX|ALU|Selector31~3_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # 
// (!\cpu_datapath|stage_EX|ALU|Selector30~0_combout )) # (\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & (\cpu_datapath|stage_EX|ALU|Selector31~3_combout  & !\cpu_datapath|stage_EX|ALU|Selector30~0_combout )) # (\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & 
// ((!\cpu_datapath|stage_EX|ALU|Selector30~0_combout ) # (\cpu_datapath|stage_EX|ALU|Selector31~3_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector31~3_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|Selector31~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector2~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector2~0 .lut_mask = 64'hDFCDFFDDCDCDDDDD;
defparam \cpu_datapath|sreg_EX_MEM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y24_N33
dffeas \cpu_datapath|sreg_MEM_WB|mem_byte_en[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N28
arriaii_lcell_comb \cpu_datapath|stage_WB|Equal0~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Equal0~0_combout  = ( \cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0] & (\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & !\cpu_datapath|sreg_MEM_WB|mem_byte_en [1])) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Equal0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Equal0~0 .lut_mask = 64'h000000000A000A00;
defparam \cpu_datapath|stage_WB|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector24~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector24~0_combout  = ( \cpu_datapath|stage_WB|Equal0~0_combout  & ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector24~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector24~0 .lut_mask = 64'h0000000055555555;
defparam \cpu_datapath|stage_WB|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector31~2 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector31~2_combout  = ( \cpu_datapath|stage_WB|Selector24~0_combout  & ( \cpu_datapath|sreg_MEM_WB|data [16] ) ) # ( !\cpu_datapath|stage_WB|Selector24~0_combout  & ( \cpu_datapath|sreg_MEM_WB|data [0] ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [0]),
	.datac(!\cpu_datapath|sreg_MEM_WB|data [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector31~2 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector31~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \cpu_datapath|stage_WB|Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N14
arriaii_lcell_comb \cpu_datapath|stage_WB|Mux7~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Mux7~0_combout  = ( \cpu_datapath|sreg_MEM_WB|data [8] & ( \cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1] & \cpu_datapath|sreg_MEM_WB|data 
// [24])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [8] & ( \cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1] & \cpu_datapath|sreg_MEM_WB|data [24])) ) ) ) # ( 
// \cpu_datapath|sreg_MEM_WB|data [8] & ( !\cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & ((\cpu_datapath|sreg_MEM_WB|mem_byte_en [1]))) # (\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & 
// (\cpu_datapath|sreg_MEM_WB|data [16] & !\cpu_datapath|sreg_MEM_WB|mem_byte_en [1])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [8] & ( !\cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & 
// (\cpu_datapath|sreg_MEM_WB|data [16] & !\cpu_datapath|sreg_MEM_WB|mem_byte_en [1])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [16]),
	.datac(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [24]),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [8]),
	.dataf(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Mux7~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Mux7~0 .lut_mask = 64'h10101A1A00A000A0;
defparam \cpu_datapath|stage_WB|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N6
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector31~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector31~1_combout  = ( \cpu_datapath|stage_WB|Mux7~0_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]) # ((!\cpu_datapath|stage_WB|Mux0~0_combout  & 
// \cpu_datapath|sreg_MEM_WB|data [0])))) ) ) # ( !\cpu_datapath|stage_WB|Mux7~0_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (!\cpu_datapath|stage_WB|Mux0~0_combout  & \cpu_datapath|sreg_MEM_WB|data [0])) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datab(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]),
	.datac(!\cpu_datapath|stage_WB|Mux0~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector31~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector31~1 .lut_mask = 64'h0050005044544454;
defparam \cpu_datapath|stage_WB|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N38
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector31~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector31~0_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ))) 
// # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # 
// ((\cpu_datapath|stage_EX|Selector31~0_combout  & \cpu_datapath|stage_EX|alumux1_out[0]~0_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] 
// & ((\cpu_datapath|stage_EX|alumux1_out[0]~0_combout )))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout 
//  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector31~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector31~0 .lut_mask = 64'h448D448D74BD74BD;
defparam \cpu_datapath|stage_EX|ALU|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y22_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector31~4 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector31~4_combout  = ( \cpu_datapath|stage_EX|ALU|Selector31~0_combout  & ( (\cpu_datapath|stage_EX|ALU|Selector31~3_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|Selector31~0_combout  & ( \cpu_datapath|stage_EX|ALU|Selector31~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector31~3_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector31~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector31~4 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cpu_datapath|stage_EX|ALU|Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y22_N15
dffeas \cpu_datapath|sreg_EX_MEM|alu[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|ALU|Selector31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N33
dffeas \cpu_datapath|sreg_MEM_WB|alu[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N35
dffeas \cpu_datapath|sreg_EX_MEM|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|pc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N21
dffeas \cpu_datapath|sreg_MEM_WB|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N20
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector31~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector31~0_combout  = (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (\cpu_datapath|sreg_MEM_WB|alu [0])) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((\cpu_datapath|sreg_MEM_WB|pc [0])))

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|alu [0]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector31~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector31~0 .lut_mask = 64'h303F303F303F303F;
defparam \cpu_datapath|stage_WB|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N32
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector31~3 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector31~3_combout  = ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & ( (((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|stage_WB|Selector31~0_combout )) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|stage_WB|Selector31~1_combout ))))) ) ) # ( \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & 
// ((((\cpu_datapath|sreg_MEM_WB|br_en~q  & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # (\cpu_datapath|stage_WB|Selector31~1_combout )))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((((\cpu_datapath|stage_WB|Selector31~2_combout ))))) 
// ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|br_en~q ),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datac(!\cpu_datapath|stage_WB|Selector31~2_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datae(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.dataf(!\cpu_datapath|stage_WB|Selector31~1_combout ),
	.datag(!\cpu_datapath|stage_WB|Selector31~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector31~3 .extended_lut = "on";
defparam \cpu_datapath|stage_WB|Selector31~3 .lut_mask = 64'h0F00440F0FFFFF0F;
defparam \cpu_datapath|stage_WB|Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y33_N10
arriaii_lcell_comb \cpu_datapath|stage_ID|regfile|data[18][0]~feeder (
// Equation(s):
// \cpu_datapath|stage_ID|regfile|data[18][0]~feeder_combout  = ( \cpu_datapath|stage_WB|Selector31~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|regfile|data[18][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][0]~feeder .extended_lut = "off";
defparam \cpu_datapath|stage_ID|regfile|data[18][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|stage_ID|regfile|data[18][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N11
dffeas \cpu_datapath|stage_ID|regfile|data[18][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|regfile|data[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\cpu_datapath|stage_ID|regfile|data[18][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[18][0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~2 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~2_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][0]~q  & ( \cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][0]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][0]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][0]~q  & ( \cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][0]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|sreg_IF_ID|rdata [18])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][0]~q  & ( !\cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][0]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [18])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][0]~q  & ( !\cpu_datapath|stage_ID|regfile|data[30][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[18][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[26][0]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][0]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[26][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][0]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~2 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~0 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~0_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[28][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[28][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[24][0]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[24][0]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[24][0]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[28][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~0 .lut_mask = 64'h33553355000FFF0F;
defparam \cpu_datapath|sreg_ID_EX|rs1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~3 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~3_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[31][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[31][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[27][0]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[23][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[19][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][0]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][0]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[31][0]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~3 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \cpu_datapath|sreg_ID_EX|rs1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~1 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~1_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][0]~q  & ( \cpu_datapath|stage_ID|regfile|data[25][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[17][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[29][0]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][0]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[25][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][0]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[29][0]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][0]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[17][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[29][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[21][0]~q  & ( !\cpu_datapath|stage_ID|regfile|data[25][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[17][0]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[29][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[29][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][0]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[25][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~1 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~1 .lut_mask = 64'h220522AF770577AF;
defparam \cpu_datapath|sreg_ID_EX|rs1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y33_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~4 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~4_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~3_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~1_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~0_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & (\cpu_datapath|sreg_ID_EX|rs1~2_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~3_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~1_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~0_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~2_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata 
// [16])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~3_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~1_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~0_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~2_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~3_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~1_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~0_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~2_combout 
// )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~2_combout ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~0_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~3_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~4 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~4 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu_datapath|sreg_ID_EX|rs1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~9 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~9_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[11][0]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[11][0]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][0]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[9][0]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[10][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[8][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[9][0]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[9][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[11][0]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[8][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~9 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~9 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu_datapath|sreg_ID_EX|rs1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~10 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~10_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[13][0]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[15][0]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][0]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[13][0]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[15][0]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[12][0]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][0]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[12][0]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[13][0]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[15][0]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[12][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][0]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~10 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~10 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu_datapath|sreg_ID_EX|rs1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~5 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~5_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][0]~q  & ( \cpu_datapath|stage_ID|regfile|data[5][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # 
// (\cpu_datapath|stage_ID|regfile|data[4][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[7][0]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][0]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[5][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][0]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata 
// [16]) # (\cpu_datapath|stage_ID|regfile|data[7][0]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][0]~q  & ( !\cpu_datapath|stage_ID|regfile|data[5][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # 
// (\cpu_datapath|stage_ID|regfile|data[4][0]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[7][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][0]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[5][0]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[4][0]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|stage_ID|regfile|data[7][0]~q  & \cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[4][0]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[7][0]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][0]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~5 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~5 .lut_mask = 64'h440344CF770377CF;
defparam \cpu_datapath|sreg_ID_EX|rs1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~8 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~8_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][0]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[1][0]~q ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][0]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][0]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[1][0]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][0]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][0]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( 
// (\cpu_datapath|sreg_ID_EX|rs1~5_combout ) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][0]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1~5_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][0]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~5_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][0]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][0]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~8 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~8 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \cpu_datapath|sreg_ID_EX|rs1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~13 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~13_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~8_combout  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~10_combout ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~8_combout  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & \cpu_datapath|sreg_ID_EX|rs1~10_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~8_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~4_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~9_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~8_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~4_combout )) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~9_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~4_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~9_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~10_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~8_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~13 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~13 .lut_mask = 64'h272727270055AAFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N33
dffeas \cpu_datapath|sreg_ID_EX|rs1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector31~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector31~2_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & !\cpu_datapath|stage_EX|Selector27~0_combout )) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector31~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector31~2 .lut_mask = 64'h0000000005000500;
defparam \cpu_datapath|stage_EX|ALU|Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector31~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector31~3_combout  = ( \cpu_datapath|stage_EX|ALU|Selector31~2_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|ALU|Add0~5_sumout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~2_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|stage_EX|ALU|Add0~5_sumout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// (\cpu_datapath|stage_EX|ALU|Add0~5_sumout ))))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|Selector31~2_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & \cpu_datapath|stage_EX|ALU|Add0~5_sumout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~2_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout  & ( (\cpu_datapath|stage_EX|ALU|Add0~5_sumout  & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] $ (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|Add0~5_sumout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(!\cpu_datapath|stage_EX|ALU|Selector31~2_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector31~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector31~3 .lut_mask = 64'h0900AB004D00EF00;
defparam \cpu_datapath|stage_EX|ALU|Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N12
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector1~0 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector1~0_combout  = ( \cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( \cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( !\cpu_datapath|sreg_EX_MEM|Selector0~1_combout  ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( \cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # (!\cpu_datapath|stage_EX|ALU|Selector31~3_combout ) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & !\cpu_datapath|stage_EX|ALU|Selector30~0_combout 
// )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((!\cpu_datapath|stage_EX|ALU|Selector31~3_combout  & 
// ((\cpu_datapath|stage_EX|ALU|Selector30~0_combout ))) # (\cpu_datapath|stage_EX|ALU|Selector31~3_combout  & (\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & !\cpu_datapath|stage_EX|ALU|Selector30~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector31~3_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|Selector31~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector1~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector1~0 .lut_mask = 64'hCDFCDDCCFCFCCCCC;
defparam \cpu_datapath|sreg_EX_MEM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \cpu_datapath|sreg_MEM_WB|mem_byte_en[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N28
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector30~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector30~1_combout  = ( \cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & ( (\cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] $ (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]))) ) ) # 
// ( !\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & ( !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] $ (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector30~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector30~1 .lut_mask = 64'h55AA55AA050A050A;
defparam \cpu_datapath|stage_WB|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Add0~17 (
// Equation(s):
// \cpu_datapath|stage_WB|Add0~17_sumout  = SUM(( \cpu_datapath|sreg_MEM_WB|pc [6] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~14  ))
// \cpu_datapath|stage_WB|Add0~18  = CARRY(( \cpu_datapath|sreg_MEM_WB|pc [6] ) + ( GND ) + ( \cpu_datapath|stage_WB|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_WB|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_WB|Add0~17_sumout ),
	.cout(\cpu_datapath|stage_WB|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Add0~17 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_WB|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N32
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector25~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector25~0_combout  = ( \cpu_datapath|sreg_MEM_WB|data [22] & ( \cpu_datapath|stage_WB|Add0~17_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~1_combout ) # ((!\cpu_datapath|stage_WB|Selector30~0_combout  & 
// (\cpu_datapath|sreg_MEM_WB|data [14])) # (\cpu_datapath|stage_WB|Selector30~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [30])))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [22] & ( \cpu_datapath|stage_WB|Add0~17_sumout  & ( 
// (!\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [14] & (\cpu_datapath|stage_WB|Selector30~1_combout ))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~1_combout ) # 
// (\cpu_datapath|sreg_MEM_WB|data [30])))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [22] & ( !\cpu_datapath|stage_WB|Add0~17_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~1_combout )) # 
// (\cpu_datapath|sreg_MEM_WB|data [14]))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & (((\cpu_datapath|stage_WB|Selector30~1_combout  & \cpu_datapath|sreg_MEM_WB|data [30])))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [22] & ( 
// !\cpu_datapath|stage_WB|Add0~17_sumout  & ( (\cpu_datapath|stage_WB|Selector30~1_combout  & ((!\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [14])) # (\cpu_datapath|stage_WB|Selector30~0_combout  & 
// ((\cpu_datapath|sreg_MEM_WB|data [30]))))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [14]),
	.datab(!\cpu_datapath|stage_WB|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_WB|Selector30~1_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [30]),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [22]),
	.dataf(!\cpu_datapath|stage_WB|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector25~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector25~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \cpu_datapath|stage_WB|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector25~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector25~1_combout  = ( \cpu_datapath|stage_WB|Selector25~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~3_combout  & (((!\cpu_datapath|stage_WB|Selector30~4_combout ) # (\cpu_datapath|sreg_MEM_WB|data [6])))) # 
// (\cpu_datapath|stage_WB|Selector30~3_combout  & (\cpu_datapath|sreg_MEM_WB|alu [6] & ((\cpu_datapath|stage_WB|Selector30~4_combout )))) ) ) # ( !\cpu_datapath|stage_WB|Selector25~0_combout  & ( (\cpu_datapath|stage_WB|Selector30~4_combout  & 
// ((!\cpu_datapath|stage_WB|Selector30~3_combout  & ((\cpu_datapath|sreg_MEM_WB|data [6]))) # (\cpu_datapath|stage_WB|Selector30~3_combout  & (\cpu_datapath|sreg_MEM_WB|alu [6])))) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|alu [6]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [6]),
	.datac(!\cpu_datapath|stage_WB|Selector30~3_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector30~4_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_WB|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector25~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector25~1 .lut_mask = 64'h00350035F035F035;
defparam \cpu_datapath|stage_WB|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \cpu_datapath|stage_ID|regfile|data[12][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~234 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~234_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[14][6]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][6]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[14][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[15][6]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( 
// (\cpu_datapath|stage_ID|regfile|data[12][6]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// \cpu_datapath|stage_ID|regfile|data[12][6]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][6]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][6]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~234 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~234 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~234 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~231 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~231_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][6]~q  & ( \cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[4][6]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][6]~q  & ( \cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[4][6]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[5][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16]))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][6]~q  & ( !\cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[4][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16]))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[5][6]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][6]~q  & ( !\cpu_datapath|stage_ID|regfile|data[7][6]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[4][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][6]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][6]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][6]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~231 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~231 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu_datapath|sreg_ID_EX|rs1~231 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y29_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~232 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~232_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][6]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][6]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][6]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][6]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][6]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~231_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][6]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][6]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~231_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][6]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][6]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~231_combout ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[2][6]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][6]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~232 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~232 .lut_mask = 64'h335533550F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~233 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~233_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[9][6]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[9][6]~q  & !\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][6]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[10][6]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[8][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// (\cpu_datapath|stage_ID|regfile|data[10][6]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[10][6]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][6]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][6]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~233 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~233 .lut_mask = 64'h335533550F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~228 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~228_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[26][6]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][6]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[26][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[30][6]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (\cpu_datapath|stage_ID|regfile|data[18][6]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// \cpu_datapath|stage_ID|regfile|data[18][6]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][6]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[30][6]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[18][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~228 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~228 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu_datapath|sreg_ID_EX|rs1~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y32_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~226 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~226_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[24][6]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & \cpu_datapath|stage_ID|regfile|data[24][6]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][6]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[20][6]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[16][6]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[20][6]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][6]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][6]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[20][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~226 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~226 .lut_mask = 64'h227722770A0A5F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~229 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~229_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[23][6]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][6]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[23][6]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][6]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[27][6]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][6]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[19][6]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[27][6]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][6]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[23][6]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][6]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][6]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~229 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~229 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~229 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~227 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~227_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][6]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # 
// (\cpu_datapath|stage_ID|regfile|data[21][6]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[25][6]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][6]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[21][6]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][6]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][6]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[21][6]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[25][6]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][6]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][6]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[21][6]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][6]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][6]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][6]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][6]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~227 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~227 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|sreg_ID_EX|rs1~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~230 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~230_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~229_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~227_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~226_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~228_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~229_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~227_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~226_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~228_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] 
// & (!\cpu_datapath|sreg_IF_ID|rdata [16])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~229_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~227_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|sreg_ID_EX|rs1~226_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|sreg_ID_EX|rs1~228_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_IF_ID|rdata [16])) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1~229_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~227_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|sreg_ID_EX|rs1~226_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [16] & (\cpu_datapath|sreg_ID_EX|rs1~228_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~228_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~226_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~229_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~230 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~230 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu_datapath|sreg_ID_EX|rs1~230 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~235 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~235_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~233_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~230_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1~232_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~234_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~233_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~230_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~232_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~234_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~233_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~230_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~232_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~234_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~233_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~230_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~232_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~234_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~234_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1~232_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~233_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~235 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~235 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_datapath|sreg_ID_EX|rs1~235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \cpu_datapath|sreg_ID_EX|rs1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[6]~22 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[6]~22_combout  = (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & ((\cpu_datapath|sreg_ID_EX|rs1 [6]))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & (\cpu_datapath|sreg_ID_EX|pc [6]))

	.dataa(!\cpu_datapath|sreg_ID_EX|pc [6]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[6]~22 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[6]~22 .lut_mask = 64'h05F505F505F505F5;
defparam \cpu_datapath|stage_EX|alumux1_out[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~16 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[6]~22_combout )) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[7]~23_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~16 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~16 .lut_mask = 64'h000F5353F0FF5353;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~18 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~18_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout  & ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ))) 
// # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout  & ( \cpu_datapath|stage_EX|Selector28~0_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout )) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout  & ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( (\cpu_datapath|stage_EX|Selector29~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout  & ( !\cpu_datapath|stage_EX|Selector28~0_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout  & !\cpu_datapath|stage_EX|Selector29~0_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~18 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~18 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu_datapath|sreg_EX_MEM|alu~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N30
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~19 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~19_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~25_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # ((!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~25_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~25_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|Add0~25_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & \cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~12_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~11_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~19 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~19 .lut_mask = 64'h00204464D0F0D4F4;
defparam \cpu_datapath|sreg_EX_MEM|alu~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~17 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~17_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout  & ( \cpu_datapath|stage_EX|Selector26~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & 
// ((!\cpu_datapath|stage_EX|Equal0~0_combout ))) # (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ((\cpu_datapath|stage_EX|Equal0~0_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # ((\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & !\cpu_datapath|stage_EX|Equal0~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout  & ( \cpu_datapath|stage_EX|Selector26~0_combout 
//  & ( (!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Equal0~0_combout )))) # (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ((!\cpu_datapath|stage_EX|Equal0~0_combout  & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) # (\cpu_datapath|stage_EX|Equal0~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout  & ( !\cpu_datapath|stage_EX|Selector26~0_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout  & ( 
// !\cpu_datapath|stage_EX|Selector26~0_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~34_combout ),
	.dataf(!\cpu_datapath|stage_EX|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~17 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~17 .lut_mask = 64'h444474748D44BD74;
defparam \cpu_datapath|sreg_EX_MEM|alu~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~20 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~20_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~19_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~17_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ) # (\cpu_datapath|sreg_EX_MEM|alu~18_combout ))) ) 
// ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~19_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~17_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # 
// (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~18_combout ))))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~19_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~17_combout  & ( (!\rst~input_o  & 
// ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~18_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~19_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~17_combout  & ( (!\rst~input_o  & (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & \cpu_datapath|sreg_EX_MEM|alu~18_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~18_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~19_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~20 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~20 .lut_mask = 64'h000C808C404CC0CC;
defparam \cpu_datapath|sreg_EX_MEM|alu~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \cpu_datapath|sreg_EX_MEM|alu[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N6
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~13 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~13_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [5] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~10  ))
// \cpu_datapath|stage_IF|Add0~14  = CARRY(( \cpu_datapath|stage_IF|PC|data [5] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_IF|PC|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~13_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~13 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_datapath|stage_IF|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N16
arriaii_lcell_comb \cpu_datapath|stage_IF|PC|data~3 (
// Equation(s):
// \cpu_datapath|stage_IF|PC|data~3_combout  = ( \cpu_datapath|stage_IF|Add0~13_sumout  & ( \cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|Selector5~0_combout  & (!\cpu_datapath|stage_IF|Equal0~0_combout  & 
// !\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu [5]) ) ) ) # ( !\cpu_datapath|stage_IF|Add0~13_sumout  & ( \cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|alu [5] & 
// (((\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ) # (\cpu_datapath|stage_IF|Equal0~0_combout )) # (\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ))) ) ) ) # ( \cpu_datapath|stage_IF|Add0~13_sumout  & ( !\cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( 
// ((!\cpu_datapath|stage_IF|Equal0~0_combout  & !\cpu_datapath|sreg_EX_MEM|Selector5~1_combout )) # (\cpu_datapath|sreg_EX_MEM|alu [5]) ) ) ) # ( !\cpu_datapath|stage_IF|Add0~13_sumout  & ( !\cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( 
// (\cpu_datapath|sreg_EX_MEM|alu [5] & ((\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ) # (\cpu_datapath|stage_IF|Equal0~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu [5]),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ),
	.datac(!\cpu_datapath|stage_IF|Equal0~0_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ),
	.datae(!\cpu_datapath|stage_IF|Add0~13_sumout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|PC|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data~3 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|PC|data~3 .lut_mask = 64'h0555F5551555D555;
defparam \cpu_datapath|stage_IF|PC|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \cpu_datapath|stage_IF|PC|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|PC|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[5] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N39
dffeas \cpu_datapath|sreg_IF_ID|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \cpu_datapath|sreg_ID_EX|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N38
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|pc[5]~feeder (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|pc[5]~feeder_combout  = ( \cpu_datapath|sreg_ID_EX|pc [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[5]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_EX_MEM|pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N39
dffeas \cpu_datapath|sreg_EX_MEM|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|pc[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N7
dffeas \cpu_datapath|sreg_MEM_WB|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|pc [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|pc[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N0
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector14~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector14~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [17] & ( \cpu_datapath|stage_WB|Add0~61_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & 
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [17])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [17] & ( \cpu_datapath|stage_WB|Add0~61_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [17])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [17] & ( !\cpu_datapath|stage_WB|Add0~61_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [17]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [17] & ( !\cpu_datapath|stage_WB|Add0~61_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|ctrl.u_imm [17])) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datac(gnd),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [17]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [17]),
	.dataf(!\cpu_datapath|stage_WB|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector14~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector14~0 .lut_mask = 64'h004488CC2266AAEE;
defparam \cpu_datapath|stage_WB|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N26
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector14~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector14~1_combout  = ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector14~0_combout ))) # 
// (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [17]))) # (\cpu_datapath|stage_WB|Selector13~0_combout ) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector14~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [17])))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector30~2_combout )))) ) ) ) # ( \cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector14~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [17])))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~2_combout )))) ) ) ) # ( !\cpu_datapath|stage_WB|Selector24~1_combout  & ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector14~0_combout ))) # (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [17]),
	.datac(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector14~0_combout ),
	.datae(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector14~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector14~1 .lut_mask = 64'h02A252F207A757F7;
defparam \cpu_datapath|stage_WB|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \cpu_datapath|stage_ID|regfile|data[8][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[8][25]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[8][17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[8][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~203 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~203_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][17]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][17]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][17]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][17]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[8][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][17]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][17]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][17]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[11][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~203 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~203 .lut_mask = 64'h440C770C443F773F;
defparam \cpu_datapath|sreg_ID_EX|rs2~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~201 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~201_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[7][17]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [21] & ( (\cpu_datapath|sreg_IF_ID|rdata [20] & \cpu_datapath|stage_ID|regfile|data[7][17]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][17]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[5][17]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[6][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [21] & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[4][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[5][17]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][17]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[4][17]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[7][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][17]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~201 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~201 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~202 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~202_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[1][17]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~201_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[3][17]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][17]~q  & 
// ( \cpu_datapath|stage_ID|regfile|data[1][17]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|sreg_ID_EX|rs2~201_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[3][17]~q  & ((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[1][17]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2~201_combout  & !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[3][17]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[2][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[1][17]~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~201_combout  & !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[3][17]~q  & ((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[3][17]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~201_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~202 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~202 .lut_mask = 64'h30053F0530F53FF5;
defparam \cpu_datapath|sreg_ID_EX|rs2~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~204 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~204_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][17]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][17]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][17]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][17]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][17]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][17]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[12][17]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[13][17]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][17]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[13][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~204 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~204 .lut_mask = 64'h404C707C434F737F;
defparam \cpu_datapath|sreg_ID_EX|rs2~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~197 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~197_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][17]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][17]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[29][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[17][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][17]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][17]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][17]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[29][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~197 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~197 .lut_mask = 64'h0C443F440C773F77;
defparam \cpu_datapath|sreg_ID_EX|rs2~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~198 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~198_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][17]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][17]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][17]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[26][17]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][17]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][17]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][17]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[26][17]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[30][17]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][17]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[18][17]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[30][17]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][17]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][17]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][17]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[18][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~198 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~198 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu_datapath|sreg_ID_EX|rs2~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~196 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~196_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[24][17]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][17]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[28][17]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[16][17]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[20][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[16][17]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][17]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[28][17]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][17]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~196 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~196 .lut_mask = 64'h2222777705AF05AF;
defparam \cpu_datapath|sreg_ID_EX|rs2~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~199 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~199_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[27][17]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][17]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][17]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[27][17]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[31][17]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][17]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][17]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][17]~q ) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[31][17]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][17]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[19][17]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][17]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~199 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~199 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu_datapath|sreg_ID_EX|rs2~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~200 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~200_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~196_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~199_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # 
// ((\cpu_datapath|sreg_ID_EX|rs2~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~197_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~196_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~199_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_ID_EX|rs2~197_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~196_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~199_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((\cpu_datapath|sreg_ID_EX|rs2~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~197_combout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~196_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~199_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~198_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~197_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~197_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~198_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~196_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~199_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~200 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~200 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu_datapath|sreg_ID_EX|rs2~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~205 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~205_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~204_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~200_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2~203_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~202_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~204_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~200_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs2~203_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~202_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~204_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~200_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~203_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~202_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~204_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~200_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~203_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~202_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~203_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~202_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~204_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~205 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~205 .lut_mask = 64'h02520757A2F2A7F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N1
dffeas \cpu_datapath|sreg_ID_EX|rs2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftLeft0~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout  = ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( \cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  
// & !\cpu_datapath|stage_EX|Selector30~0_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( \cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[0]~0_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|stage_EX|Selector30~0_combout  & !\cpu_datapath|stage_EX|Selector31~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~1 .lut_mask = 64'h0000800000808080;
defparam \cpu_datapath|stage_EX|ALU|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~60 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~60_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  & ( ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout 
// )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ))))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  
// & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ))))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  
// & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~36_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~27_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~19_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~60 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~60 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight0~2 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ((\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & 
// !\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & ((\cpu_datapath|stage_EX|Selector28~0_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout  & !\cpu_datapath|stage_EX|Selector28~0_combout 
// )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~2 .lut_mask = 64'h0522AF220577AF77;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N0
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~61 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~61_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~60_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout ) # ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout )))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~60_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ))))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~60_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~60_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout  & ( (\cpu_datapath|stage_EX|Selector27~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|alumux1_out[31]~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & 
// ((\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[31]~1_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~60_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~61 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~61 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpu_datapath|sreg_EX_MEM|alu~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N28
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~140 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~140_combout  = ( !\cpu_datapath|stage_EX|Equal0~1_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & (((\cpu_datapath|stage_EX|Selector14~0_combout )))) # 
// (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & (((!\cpu_datapath|stage_EX|Selector14~0_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & (\cpu_datapath|stage_EX|Selector14~0_combout ))))) ) ) # ( \cpu_datapath|stage_EX|Equal0~1_combout 
//  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & (((\cpu_datapath|sreg_ID_EX|rs2 [17])))) # (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2 [17])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|stage_EX|alumux1_out[17]~14_combout  & (\cpu_datapath|sreg_ID_EX|rs2 [17]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [17]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|Equal0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout ),
	.datag(!\cpu_datapath|stage_EX|Selector14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~140 .extended_lut = "on";
defparam \cpu_datapath|sreg_EX_MEM|alu~140 .lut_mask = 64'h3D013D013DAB3DAB;
defparam \cpu_datapath|sreg_EX_MEM|alu~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N34
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~62 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~62_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~140_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & (\cpu_datapath|stage_EX|ALU|Add0~73_sumout )) # (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// ((\cpu_datapath|sreg_EX_MEM|alu~61_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~140_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & 
// (\cpu_datapath|stage_EX|ALU|Add0~73_sumout )) # (\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~61_combout ))))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[21]~59_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datac(!\cpu_datapath|stage_EX|ALU|Add0~73_sumout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu~61_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~62 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~62 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N35
dffeas \cpu_datapath|sreg_EX_MEM|alu[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_EX_MEM|alu[21]~63_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \cpu_datapath|stage_IF|PC|data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~61_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[17] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N32
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~65 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~65_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [18] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~62  ))
// \cpu_datapath|stage_IF|Add0~66  = CARRY(( \cpu_datapath|stage_IF|PC|data [18] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~65_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~65 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N33
dffeas \cpu_datapath|stage_IF|PC|data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~65_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[18] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N34
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~69 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~69_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [19] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~66  ))
// \cpu_datapath|stage_IF|Add0~70  = CARRY(( \cpu_datapath|stage_IF|PC|data [19] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~69_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~69 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N35
dffeas \cpu_datapath|stage_IF|PC|data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~69_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[19] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N37
dffeas \cpu_datapath|stage_IF|PC|data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~73_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[20] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \cpu_datapath|sreg_IF_ID|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N35
dffeas \cpu_datapath|sreg_ID_EX|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~104 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~104_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[15][20]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [15] & ( (\cpu_datapath|stage_ID|regfile|data[15][20]~q  & \cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][20]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][20]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[13][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [15] & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][20]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][20]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][20]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[14][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~104 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~104 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs1~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~103 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~103_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[10][20]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[10][20]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][20]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][20]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][20]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[9][20]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[10][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~103 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~103 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~101 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~101_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|sreg_IF_ID|rdata [15]) # (\cpu_datapath|stage_ID|regfile|data[6][20]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[6][20]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[4][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][20]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[4][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[5][20]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][20]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[6][20]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~101 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~101 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~102 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~102_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][20]~q  & ( \cpu_datapath|sreg_ID_EX|rs1~101_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # 
// (\cpu_datapath|stage_ID|regfile|data[1][20]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][20]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][20]~q 
//  & ( \cpu_datapath|sreg_ID_EX|rs1~101_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[1][20]~q ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (((\cpu_datapath|stage_ID|regfile|data[2][20]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][20]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~101_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][20]~q  & ((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][20]~q )))) ) ) ) 
// # ( !\cpu_datapath|stage_ID|regfile|data[3][20]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1~101_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][20]~q  & ((\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (((\cpu_datapath|stage_ID|regfile|data[2][20]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][20]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][20]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][20]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~102 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~102 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu_datapath|sreg_ID_EX|rs1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N34
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~97 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~97_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][20]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[21][20]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][20]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][20]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][20]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][20]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[21][20]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[17][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~97 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~97 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~96 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~96_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[20][20]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[20][20]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][20]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[24][20]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[16][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[24][20]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][20]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][20]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~96 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~96 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu_datapath|sreg_ID_EX|rs1~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~99 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~99_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[27][20]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][20]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[27][20]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][20]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[19][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[23][20]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][20]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[19][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[23][20]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[19][20]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[27][20]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][20]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~99 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~99 .lut_mask = 64'h505F505F30303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y31_N22
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~98 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~98_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][20]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][20]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][20]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[22][20]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][20]~q  & ( \cpu_datapath|stage_ID|regfile|data[26][20]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|sreg_IF_ID|rdata [18])) # (\cpu_datapath|stage_ID|regfile|data[18][20]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// \cpu_datapath|stage_ID|regfile|data[22][20]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][20]~q  & ( !\cpu_datapath|stage_ID|regfile|data[26][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][20]~q  & 
// (!\cpu_datapath|sreg_IF_ID|rdata [18]))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (((\cpu_datapath|stage_ID|regfile|data[22][20]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [18])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[30][20]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[26][20]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((!\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[18][20]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[22][20]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][20]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[22][20]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][20]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[26][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~98 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~98 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu_datapath|sreg_ID_EX|rs1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~100 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~100_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~99_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~98_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~96_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~97_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~99_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~98_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~96_combout ) # (\cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~97_combout  & (!\cpu_datapath|sreg_IF_ID|rdata [16]))) ) 
// ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~99_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~98_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16] & \cpu_datapath|sreg_ID_EX|rs1~96_combout )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|sreg_ID_EX|rs1~97_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~99_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~98_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~96_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~97_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~97_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~96_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~99_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~100 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~100 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \cpu_datapath|sreg_ID_EX|rs1~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~105 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~105_combout  = ( \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~100_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~103_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~104_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~100_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs1~102_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~100_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~103_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs1~104_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~100_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & 
// \cpu_datapath|sreg_ID_EX|rs1~102_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~104_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~103_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~102_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~105 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~105 .lut_mask = 64'h000F3535F0FF3535;
defparam \cpu_datapath|sreg_ID_EX|rs1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N37
dffeas \cpu_datapath|sreg_ID_EX|rs1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y23_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[20]~9 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[20]~9_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [20] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [20]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [20] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q  & \cpu_datapath|sreg_ID_EX|pc [20]) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|pc [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[20]~9 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[20]~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_datapath|stage_EX|alumux1_out[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y21_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~22 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  = ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( \cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & 
// !\cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[18]~15_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[21]~10_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & ((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[20]~9_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[20]~9_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[21]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~22 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~22 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~24 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout  = ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (\cpu_datapath|stage_EX|Selector30~0_combout ) # 
// (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( \cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )) ) ) ) # ( \cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (\cpu_datapath|stage_EX|alumux1_out[7]~23_combout  & !\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|Selector31~0_combout  & ( 
// !\cpu_datapath|stage_EX|alumux1_out[9]~25_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[8]~24_combout )) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[7]~23_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[8]~24_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~24 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~24 .lut_mask = 64'h03F3505003F35F5F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N38
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~22 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~22_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout ) # (\cpu_datapath|stage_EX|Selector29~0_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout )) # 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (((\cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout ) # (\cpu_datapath|stage_EX|Selector29~0_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout 
// ))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight1~22_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~22 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~22 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cpu_datapath|sreg_EX_MEM|alu~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N34
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~21 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~21_combout  = ( \cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|Selector25~0_combout ) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])) # (\cpu_datapath|stage_EX|Equal0~0_combout ))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # ((!\cpu_datapath|stage_EX|Equal0~0_combout  & 
// \cpu_datapath|stage_EX|Selector25~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|stage_EX|Equal0~0_combout  
// & ((\cpu_datapath|stage_EX|Selector25~0_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout  & ( (!\cpu_datapath|stage_EX|Equal0~0_combout  & ((!\cpu_datapath|stage_EX|Selector25~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector25~0_combout  & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|stage_EX|Equal0~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[6]~22_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout  & 
// ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|stage_EX|Equal0~0_combout  & \cpu_datapath|stage_EX|Selector25~0_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|Equal0~0_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(!\cpu_datapath|stage_EX|Selector25~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[6]~22_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~21 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~21 .lut_mask = 64'h0088AA2E50D8FA7E;
defparam \cpu_datapath|sreg_EX_MEM|alu~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N6
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~23 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~23_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~29_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ) # (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~29_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~29_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout  & 
// (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|Add0~29_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout  & (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & \cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~14_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight0~12_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~23 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~23 .lut_mask = 64'h00205520F070F570;
defparam \cpu_datapath|sreg_EX_MEM|alu~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~24 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~24_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~21_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~23_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ) # (\cpu_datapath|sreg_EX_MEM|alu~22_combout ))) ) 
// ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~21_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~23_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # 
// (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~22_combout ))))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~21_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~23_combout  & ( (!\rst~input_o  & 
// ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((\cpu_datapath|sreg_EX_MEM|alu~22_combout ))))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~21_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~23_combout  & ( (!\rst~input_o  & (\cpu_datapath|sreg_EX_MEM|alu~22_combout  & \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~22_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~21_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~24 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~24 .lut_mask = 64'h000C440C880CCC0C;
defparam \cpu_datapath|sreg_EX_MEM|alu~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \cpu_datapath|sreg_EX_MEM|alu[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N8
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~17 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~17_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [6] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~14  ))
// \cpu_datapath|stage_IF|Add0~18  = CARRY(( \cpu_datapath|stage_IF|PC|data [6] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_IF|PC|data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~17_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~17 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_datapath|stage_IF|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N4
arriaii_lcell_comb \cpu_datapath|stage_IF|PC|data~4 (
// Equation(s):
// \cpu_datapath|stage_IF|PC|data~4_combout  = ( \cpu_datapath|stage_IF|Add0~17_sumout  & ( \cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout  & (!\cpu_datapath|stage_IF|Equal0~0_combout  & 
// !\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu [6]) ) ) ) # ( !\cpu_datapath|stage_IF|Add0~17_sumout  & ( \cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|alu [6] & 
// (((\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ) # (\cpu_datapath|stage_IF|Equal0~0_combout )) # (\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ))) ) ) ) # ( \cpu_datapath|stage_IF|Add0~17_sumout  & ( !\cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( 
// ((!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout  & !\cpu_datapath|stage_IF|Equal0~0_combout )) # (\cpu_datapath|sreg_EX_MEM|alu [6]) ) ) ) # ( !\cpu_datapath|stage_IF|Add0~17_sumout  & ( !\cpu_datapath|stage_EX|CMP|Selector0~0_combout  & ( 
// (\cpu_datapath|sreg_EX_MEM|alu [6] & ((\cpu_datapath|stage_IF|Equal0~0_combout ) # (\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu [6]),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ),
	.datac(!\cpu_datapath|stage_IF|Equal0~0_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ),
	.datae(!\cpu_datapath|stage_IF|Add0~17_sumout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|PC|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data~4 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|PC|data~4 .lut_mask = 64'h1515D5D51555D555;
defparam \cpu_datapath|stage_IF|PC|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \cpu_datapath|stage_IF|PC|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|PC|data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[6] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N10
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~21 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~21_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [7] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~18  ))
// \cpu_datapath|stage_IF|Add0~22  = CARRY(( \cpu_datapath|stage_IF|PC|data [7] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~21_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~21 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N11
dffeas \cpu_datapath|stage_IF|PC|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~21_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[7] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N12
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~25 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~25_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [8] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~22  ))
// \cpu_datapath|stage_IF|Add0~26  = CARRY(( \cpu_datapath|stage_IF|PC|data [8] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~25_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~25 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \cpu_datapath|stage_IF|PC|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~25_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[8] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N14
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~29 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~29_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [9] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~26  ))
// \cpu_datapath|stage_IF|Add0~30  = CARRY(( \cpu_datapath|stage_IF|PC|data [9] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~29_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~29 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \cpu_datapath|stage_IF|PC|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~29_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[9] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N16
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~33 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~33_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [10] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~30  ))
// \cpu_datapath|stage_IF|Add0~34  = CARRY(( \cpu_datapath|stage_IF|PC|data [10] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~33_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~33 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \cpu_datapath|stage_IF|PC|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~33_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[10] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N18
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~37 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~37_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [11] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~34  ))
// \cpu_datapath|stage_IF|Add0~38  = CARRY(( \cpu_datapath|stage_IF|PC|data [11] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~37_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~37 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \cpu_datapath|stage_IF|PC|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~37_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[11] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N20
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~41 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~41_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [12] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~38  ))
// \cpu_datapath|stage_IF|Add0~42  = CARRY(( \cpu_datapath|stage_IF|PC|data [12] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~41_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~41 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \cpu_datapath|stage_IF|PC|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~41_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[12] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N22
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~45 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~45_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [13] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~42  ))
// \cpu_datapath|stage_IF|Add0~46  = CARRY(( \cpu_datapath|stage_IF|PC|data [13] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~45_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~45 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \cpu_datapath|stage_IF|PC|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~45_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[13] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N24
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~49 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~49_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [14] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~46  ))
// \cpu_datapath|stage_IF|Add0~50  = CARRY(( \cpu_datapath|stage_IF|PC|data [14] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~49_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~49 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \cpu_datapath|stage_IF|PC|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~49_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[14] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N26
arriaii_lcell_comb \cpu_datapath|stage_IF|Add0~53 (
// Equation(s):
// \cpu_datapath|stage_IF|Add0~53_sumout  = SUM(( \cpu_datapath|stage_IF|PC|data [15] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~50  ))
// \cpu_datapath|stage_IF|Add0~54  = CARRY(( \cpu_datapath|stage_IF|PC|data [15] ) + ( GND ) + ( \cpu_datapath|stage_IF|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_datapath|stage_IF|PC|data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_datapath|stage_IF|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_datapath|stage_IF|Add0~53_sumout ),
	.cout(\cpu_datapath|stage_IF|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|Add0~53 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu_datapath|stage_IF|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \cpu_datapath|stage_IF|PC|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~53_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[15] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \cpu_datapath|stage_IF|PC|data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|Add0~57_sumout ),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\cpu_datapath|stage_IF|Equal0~1_combout ),
	.ena(\cpu_datapath|stage_IF|PC|data[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[16] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \cpu_datapath|sreg_IF_ID|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_IF|PC|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_IF_ID|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_IF_ID|pc[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_IF_ID|pc[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \cpu_datapath|sreg_ID_EX|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|pc [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|pc[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~143 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~143_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (\cpu_datapath|stage_ID|regfile|data[10][16]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & \cpu_datapath|stage_ID|regfile|data[10][16]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][16]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][16]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|stage_ID|regfile|data[9][16]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [16] & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[8][16]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// ((\cpu_datapath|stage_ID|regfile|data[9][16]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][16]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][16]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][16]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~143 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~143 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~137 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~137_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|sreg_IF_ID|rdata [18]) # (\cpu_datapath|stage_ID|regfile|data[21][16]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [17] & ( (\cpu_datapath|stage_ID|regfile|data[21][16]~q  & !\cpu_datapath|sreg_IF_ID|rdata [18]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][16]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[25][16]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [17] & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & ((\cpu_datapath|stage_ID|regfile|data[17][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[25][16]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[21][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][16]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~137 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~137 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~136 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~136_combout  = ( \cpu_datapath|stage_ID|regfile|data[16][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[24][16]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[28][16]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[16][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & 
// ((\cpu_datapath|stage_ID|regfile|data[24][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[28][16]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[16][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[20][16]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[16][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[20][16]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [17]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[20][16]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[16][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~136 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~136 .lut_mask = 64'h0033FF330F550F55;
defparam \cpu_datapath|sreg_ID_EX|rs1~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~139 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~139_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[27][16]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [18] & ( (\cpu_datapath|stage_ID|regfile|data[27][16]~q  & !\cpu_datapath|sreg_IF_ID|rdata [17]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & (\cpu_datapath|stage_ID|regfile|data[23][16]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][16]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [18] & ( (!\cpu_datapath|sreg_IF_ID|rdata [17] & ((\cpu_datapath|stage_ID|regfile|data[19][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [17] & 
// (\cpu_datapath|stage_ID|regfile|data[23][16]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][16]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][16]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~139 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~139 .lut_mask = 64'h335533550F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs1~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~138 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~138_combout  = ( \cpu_datapath|stage_ID|regfile|data[26][16]~q  & ( \cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # 
// (\cpu_datapath|stage_ID|regfile|data[18][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[30][16]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[26][16]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|sreg_IF_ID|rdata [17])) # (\cpu_datapath|stage_ID|regfile|data[18][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (((\cpu_datapath|stage_ID|regfile|data[30][16]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[26][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & 
// (\cpu_datapath|stage_ID|regfile|data[18][16]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # (\cpu_datapath|sreg_IF_ID|rdata [18] & (((!\cpu_datapath|sreg_IF_ID|rdata [17]) # (\cpu_datapath|stage_ID|regfile|data[30][16]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[26][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[22][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [18] & (\cpu_datapath|stage_ID|regfile|data[18][16]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [17])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [18] & (((\cpu_datapath|stage_ID|regfile|data[30][16]~q  & \cpu_datapath|sreg_IF_ID|rdata [17])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[18][16]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [18]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[30][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [17]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[26][16]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[22][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~138 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~138 .lut_mask = 64'h4403770344CF77CF;
defparam \cpu_datapath|sreg_ID_EX|rs1~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~140 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~140_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~139_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~138_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~136_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~137_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [16]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~139_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~138_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|sreg_ID_EX|rs1~136_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~137_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata 
// [16])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~139_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~138_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_ID_EX|rs1~136_combout  & !\cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|sreg_ID_EX|rs1~137_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~139_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~138_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & ((!\cpu_datapath|sreg_IF_ID|rdata [15] & ((\cpu_datapath|sreg_ID_EX|rs1~136_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|sreg_ID_EX|rs1~137_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~137_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~136_combout ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~139_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~140 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~140 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~144 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~144_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][16]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][16]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][16]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [16] & ((\cpu_datapath|stage_ID|regfile|data[14][16]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][16]~q  & ( \cpu_datapath|stage_ID|regfile|data[15][16]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][16]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [15])))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15]) # 
// (\cpu_datapath|stage_ID|regfile|data[14][16]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[15][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|sreg_IF_ID|rdata [15])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][16]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [16] & (((\cpu_datapath|stage_ID|regfile|data[14][16]~q  & !\cpu_datapath|sreg_IF_ID|rdata [15])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][16]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[15][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & ((!\cpu_datapath|sreg_IF_ID|rdata [16] & (\cpu_datapath|stage_ID|regfile|data[12][16]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [16] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][16]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[12][16]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][16]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~144 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~144 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~141 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~141_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][16]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # 
// (\cpu_datapath|stage_ID|regfile|data[6][16]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[5][16]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][16]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((!\cpu_datapath|sreg_IF_ID|rdata [16]) # (\cpu_datapath|stage_ID|regfile|data[6][16]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (\cpu_datapath|stage_ID|regfile|data[5][16]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & 
// (((\cpu_datapath|stage_ID|regfile|data[6][16]~q  & \cpu_datapath|sreg_IF_ID|rdata [16])))) # (\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|sreg_IF_ID|rdata [16])) # (\cpu_datapath|stage_ID|regfile|data[5][16]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][16]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][16]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [15] & (((\cpu_datapath|stage_ID|regfile|data[6][16]~q  & \cpu_datapath|sreg_IF_ID|rdata [16])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [15] & (\cpu_datapath|stage_ID|regfile|data[5][16]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [16])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[5][16]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [15]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[6][16]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [16]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][16]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~141 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~141 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~142 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~142_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][16]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][16]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][16]~q  & ( \cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (\cpu_datapath|stage_ID|regfile|data[1][16]~q  & !\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][16]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~141_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][16]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][16]~q  & ( !\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~141_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][16]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[2][16]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[1][16]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1~141_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][16]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~142 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~142 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu_datapath|sreg_ID_EX|rs1~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs1~145 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs1~145_combout  = ( \cpu_datapath|sreg_ID_EX|rs1~144_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~142_combout  & ( ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~140_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~143_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~144_combout  & ( \cpu_datapath|sreg_ID_EX|rs1~142_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ) # (\cpu_datapath|sreg_ID_EX|rs1~140_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs1~143_combout  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1~144_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1~142_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1~140_combout  & 
// !\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & (((\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout )) # (\cpu_datapath|sreg_ID_EX|rs1~143_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1~144_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs1~142_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs1~140_combout ))) # (\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs1~143_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1~143_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1~140_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1[15]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1[15]~11_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1~144_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs1~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1~145 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs1~145 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu_datapath|sreg_ID_EX|rs1~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \cpu_datapath|sreg_ID_EX|rs1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs1~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs1[15]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs1[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|alumux1_out[16]~13 (
// Equation(s):
// \cpu_datapath|stage_EX|alumux1_out[16]~13_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [16] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) # (\cpu_datapath|sreg_ID_EX|pc [16]) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [16] & ( (\cpu_datapath|sreg_ID_EX|pc 
// [16] & \cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|pc [16]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux1_sel~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|alumux1_out[16]~13 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|alumux1_out[16]~13 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cpu_datapath|stage_EX|alumux1_out[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N38
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout  = ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( \cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ))))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ))))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[19]~16_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[18]~15_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[16]~13_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[17]~14_combout 
// ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[16]~13_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[17]~14_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[19]~16_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[18]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE .lut_mask = 64'h440C443F770C773F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N20
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~14 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~14_combout  = ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout ))) # 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|Selector29~0_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( 
// (\cpu_datapath|stage_EX|Selector28~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout ) ) ) ) # ( \cpu_datapath|stage_EX|Selector29~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout )) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector29~0_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout  & !\cpu_datapath|stage_EX|Selector28~0_combout ) ) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|ShiftRight1~3DUPLICATE_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~7_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~6_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~14 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~14 .lut_mask = 64'h0F0033550FFF3355;
defparam \cpu_datapath|sreg_EX_MEM|alu~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N24
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~13 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~13_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) # 
// (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) # (\cpu_datapath|stage_EX|Selector27~0_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( 
// \cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|Selector27~0_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( 
// \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout  & ( (!\cpu_datapath|stage_EX|Selector27~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # (\cpu_datapath|stage_EX|Selector27~0_combout  & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout  & ( (\cpu_datapath|stage_EX|Selector27~0_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]) 
// ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~13 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~13 .lut_mask = 64'h44448D8D7474BDBD;
defparam \cpu_datapath|sreg_EX_MEM|alu~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~15 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~15_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~21_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ) # ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( \cpu_datapath|stage_EX|ALU|Add0~21_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ((!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout  & 
// !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( !\cpu_datapath|stage_EX|ALU|Add0~21_sumout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout  & ( 
// !\cpu_datapath|stage_EX|ALU|Add0~21_sumout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout  & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight0~10_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~9_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~15 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~15 .lut_mask = 64'h05000588CD44CDCC;
defparam \cpu_datapath|sreg_EX_MEM|alu~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y22_N8
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~16 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~16_combout  = ( \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~15_combout  & ( (\cpu_datapath|sreg_EX_MEM|alu~14_combout  & !\rst~input_o ) ) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~15_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]) # (\cpu_datapath|sreg_EX_MEM|alu~13_combout ))) ) ) ) # ( 
// \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~15_combout  & ( (\cpu_datapath|sreg_EX_MEM|alu~14_combout  & !\rst~input_o ) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ( 
// !\cpu_datapath|sreg_EX_MEM|alu~15_combout  & ( (!\rst~input_o  & (\cpu_datapath|sreg_EX_MEM|alu~13_combout  & \cpu_datapath|sreg_ID_EX|ctrl.aluop [2])) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu~14_combout ),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~13_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~16 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~16 .lut_mask = 64'h000C4444CC0C4444;
defparam \cpu_datapath|sreg_EX_MEM|alu~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \cpu_datapath|sreg_EX_MEM|alu[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N35
dffeas \cpu_datapath|sreg_MEM_WB|alu[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y39_N63
arriaii_io_ibuf \data_rdata[4]~input (
	.i(data_rdata[4]),
	.ibar(gnd),
	.o(\data_rdata[4]~input_o ));
// synopsys translate_off
defparam \data_rdata[4]~input .bus_hold = "false";
defparam \data_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \cpu_datapath|sreg_MEM_WB|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N8
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector27~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector27~0_combout  = ( \cpu_datapath|sreg_MEM_WB|data [12] & ( \cpu_datapath|stage_WB|Add0~9_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (((\cpu_datapath|stage_WB|Selector30~1_combout )) # 
// (\cpu_datapath|sreg_MEM_WB|data [20]))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & (((!\cpu_datapath|stage_WB|Selector30~1_combout ) # (\cpu_datapath|sreg_MEM_WB|data [28])))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|data [12] & ( 
// \cpu_datapath|stage_WB|Add0~9_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [20] & ((!\cpu_datapath|stage_WB|Selector30~1_combout )))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & 
// (((!\cpu_datapath|stage_WB|Selector30~1_combout ) # (\cpu_datapath|sreg_MEM_WB|data [28])))) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [12] & ( !\cpu_datapath|stage_WB|Add0~9_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & 
// (((\cpu_datapath|stage_WB|Selector30~1_combout )) # (\cpu_datapath|sreg_MEM_WB|data [20]))) # (\cpu_datapath|stage_WB|Selector30~0_combout  & (((\cpu_datapath|sreg_MEM_WB|data [28] & \cpu_datapath|stage_WB|Selector30~1_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|data [12] & ( !\cpu_datapath|stage_WB|Add0~9_sumout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [20] & ((!\cpu_datapath|stage_WB|Selector30~1_combout )))) # 
// (\cpu_datapath|stage_WB|Selector30~0_combout  & (((\cpu_datapath|sreg_MEM_WB|data [28] & \cpu_datapath|stage_WB|Selector30~1_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [20]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [28]),
	.datac(!\cpu_datapath|stage_WB|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_WB|Selector30~1_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [12]),
	.dataf(!\cpu_datapath|stage_WB|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector27~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector27~0 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu_datapath|stage_WB|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N32
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector27~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector27~1_combout  = ( \cpu_datapath|stage_WB|Selector27~0_combout  & ( \cpu_datapath|stage_WB|Selector30~4_combout  & ( (!\cpu_datapath|stage_WB|Selector30~3_combout  & ((\cpu_datapath|sreg_MEM_WB|data [4]))) # 
// (\cpu_datapath|stage_WB|Selector30~3_combout  & (\cpu_datapath|sreg_MEM_WB|alu [4])) ) ) ) # ( !\cpu_datapath|stage_WB|Selector27~0_combout  & ( \cpu_datapath|stage_WB|Selector30~4_combout  & ( (!\cpu_datapath|stage_WB|Selector30~3_combout  & 
// ((\cpu_datapath|sreg_MEM_WB|data [4]))) # (\cpu_datapath|stage_WB|Selector30~3_combout  & (\cpu_datapath|sreg_MEM_WB|alu [4])) ) ) ) # ( \cpu_datapath|stage_WB|Selector27~0_combout  & ( !\cpu_datapath|stage_WB|Selector30~4_combout  & ( 
// !\cpu_datapath|stage_WB|Selector30~3_combout  ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|alu [4]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [4]),
	.datac(!\cpu_datapath|stage_WB|Selector30~3_combout ),
	.datad(gnd),
	.datae(!\cpu_datapath|stage_WB|Selector27~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector27~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector27~1 .lut_mask = 64'h0000F0F035353535;
defparam \cpu_datapath|stage_WB|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \cpu_datapath|stage_ID|regfile|data[9][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[9][9]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[9][4] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~23 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~23_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[9][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[9][4]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[8][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[10][4]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[8][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[10][4]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][4]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~23 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~23 .lut_mask = 64'h330F330F550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N20
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~21 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~21_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[5][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[5][4]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[4][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[6][4]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[4][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[6][4]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][4]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[4][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~21 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~21 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~22 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~22_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][4]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][4]~q ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][4]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[2][4]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][4]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~21_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][4]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][4]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~21_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][4]~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[1][4]~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~21_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][4]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~22 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~22 .lut_mask = 64'h05AF05AF22227777;
defparam \cpu_datapath|sreg_ID_EX|rs2~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~24 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~24_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[14][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[15][4]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][4]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[14][4]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[15][4]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[14][4]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[15][4]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][4]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][4]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[14][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[15][4]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[15][4]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][4]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~24 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~24 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu_datapath|sreg_ID_EX|rs2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~18 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~18_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[22][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[22][4]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][4]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][4]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[22][4]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[26][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~18 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~18 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N18
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~19 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~19_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[27][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[27][4]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[19][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[23][4]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[19][4]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[23][4]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[27][4]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[19][4]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][4]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~19 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~19 .lut_mask = 64'h0C3F0C3F44447777;
defparam \cpu_datapath|sreg_ID_EX|rs2~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~17 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~17_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][4]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][4]~q  & ( \cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[17][4]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[25][4]~q  & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [22])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][4]~q  & ( !\cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|stage_ID|regfile|data[17][4]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22])))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (((\cpu_datapath|sreg_IF_ID|rdata [22])) # (\cpu_datapath|stage_ID|regfile|data[25][4]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][4]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[21][4]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[17][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[25][4]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[25][4]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[17][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][4]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[21][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~17 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~17 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y33_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~16 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~16_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[24][4]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][4]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[24][4]~q  & !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][4]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[16][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[20][4]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[28][4]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[16][4]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[20][4]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][4]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][4]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[24][4]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][4]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~16 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~16 .lut_mask = 64'h335533550F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~20 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~20_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~17_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~16_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|sreg_ID_EX|rs2~18_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~19_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~17_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~16_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_ID_EX|rs2~18_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~19_combout  & \cpu_datapath|sreg_IF_ID|rdata [21])))) 
// ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~17_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~16_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~18_combout  & ((\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~19_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~17_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~16_combout  & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~18_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~19_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~18_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~19_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~17_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~20 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~20 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu_datapath|sreg_ID_EX|rs2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~25 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~25_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~24_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~20_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # 
// (\cpu_datapath|sreg_ID_EX|rs2~23_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~22_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~24_combout  & ( 
// \cpu_datapath|sreg_ID_EX|rs2~20_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )) # (\cpu_datapath|sreg_ID_EX|rs2~23_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~22_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~24_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~20_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~23_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((\cpu_datapath|sreg_ID_EX|rs2~22_combout ) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout )))) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2~24_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~20_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~23_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & \cpu_datapath|sreg_ID_EX|rs2~22_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2~23_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~22_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~24_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~25 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~25 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \cpu_datapath|sreg_ID_EX|rs2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector27~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector27~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( \cpu_datapath|sreg_ID_EX|rs2 [4] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [4] ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( 
// \cpu_datapath|sreg_ID_EX|rs2 [4] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2])) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( !\cpu_datapath|sreg_ID_EX|rs2 [4] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [4] ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ( !\cpu_datapath|sreg_ID_EX|rs2 [4] & ( 
// (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4] & !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [4]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector27~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector27~0 .lut_mask = 64'h0F0055550F335555;
defparam \cpu_datapath|stage_EX|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y20_N18
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu[10]~1 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  = ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( (\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) ) ) # ( 
// !\cpu_datapath|stage_EX|Selector27~0_combout  & ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & \cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~1 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~1 .lut_mask = 64'h00F000000F000000;
defparam \cpu_datapath|sreg_EX_MEM|alu[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N18
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~2 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~2_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )) 
// # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout ) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( 
// \cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & (!\cpu_datapath|stage_EX|Selector30~0_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & 
// (((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ) # (\cpu_datapath|stage_EX|Selector30~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector31~0_combout  & (((\cpu_datapath|stage_EX|Selector30~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ))) # (\cpu_datapath|stage_EX|Selector31~0_combout  & (((!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// \cpu_datapath|stage_EX|alumux1_out[3]~19_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[5]~21_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )) # (\cpu_datapath|stage_EX|Selector31~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datab(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~2 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~2 .lut_mask = 64'h20702A7A25752F7F;
defparam \cpu_datapath|sreg_EX_MEM|alu~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y20_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~3 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~3_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~2_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout  & ( 
// \cpu_datapath|sreg_EX_MEM|alu~2_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout )))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|Selector28~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~2_combout  & ( 
// (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|Selector28~0_combout ) # 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~2_combout  & ( (\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ))))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~25_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~26_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~24_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~3 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_EX_MEM|alu~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N22
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~6 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~6_combout  = ( \cpu_datapath|stage_EX|ALU|Add0~13_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout ))) # 
// (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|Add0~13_sumout  & ( (!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout  & (\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ))) # (\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout  & (((!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout )))) ) 
// )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[2]~5_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~4_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu[2]~4_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~6 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~6 .lut_mask = 64'h02520252A2F2A2F2;
defparam \cpu_datapath|sreg_EX_MEM|alu~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N16
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~0 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~0_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]) # 
// ((\cpu_datapath|stage_EX|Selector29~0_combout  & \cpu_datapath|stage_EX|alumux1_out[2]~18_combout )))) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [0] & (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & ((!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0])) # 
// (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~0 .lut_mask = 64'h282B282B7D2B7D2B;
defparam \cpu_datapath|sreg_EX_MEM|alu~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N32
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|alu~7 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|alu~7_combout  = ( \cpu_datapath|sreg_EX_MEM|alu~6_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~0_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ) # (\cpu_datapath|sreg_EX_MEM|alu~3_combout ))) ) ) ) 
// # ( !\cpu_datapath|sreg_EX_MEM|alu~6_combout  & ( \cpu_datapath|sreg_EX_MEM|alu~0_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  
// & (\cpu_datapath|sreg_EX_MEM|alu~3_combout )))) ) ) ) # ( \cpu_datapath|sreg_EX_MEM|alu~6_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~0_combout  & ( (!\rst~input_o  & ((!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop 
// [2]))) # (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & (\cpu_datapath|sreg_EX_MEM|alu~3_combout )))) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|alu~6_combout  & ( !\cpu_datapath|sreg_EX_MEM|alu~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout  & 
// (!\rst~input_o  & \cpu_datapath|sreg_EX_MEM|alu~3_combout )) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|alu[10]~1_combout ),
	.datab(!\rst~input_o ),
	.datac(!\cpu_datapath|sreg_EX_MEM|alu~3_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datae(!\cpu_datapath|sreg_EX_MEM|alu~6_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|alu~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu~7 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|alu~7 .lut_mask = 64'h04048C04048C8C8C;
defparam \cpu_datapath|sreg_EX_MEM|alu~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N33
dffeas \cpu_datapath|sreg_EX_MEM|alu[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_EX_MEM|alu~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|alu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|alu[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|alu[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N34
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|alu[2]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|alu[2]~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|alu [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|alu[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[2]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|alu[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|alu[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N35
dffeas \cpu_datapath|sreg_MEM_WB|alu[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|alu[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector29~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector29~0_combout  = ( \cpu_datapath|stage_WB|Add0~1_sumout  & ( \cpu_datapath|stage_WB|Selector30~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [10])) # 
// (\cpu_datapath|stage_WB|Selector30~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [26]))) ) ) ) # ( !\cpu_datapath|stage_WB|Add0~1_sumout  & ( \cpu_datapath|stage_WB|Selector30~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & 
// (\cpu_datapath|sreg_MEM_WB|data [10])) # (\cpu_datapath|stage_WB|Selector30~0_combout  & ((\cpu_datapath|sreg_MEM_WB|data [26]))) ) ) ) # ( \cpu_datapath|stage_WB|Add0~1_sumout  & ( !\cpu_datapath|stage_WB|Selector30~1_combout  & ( 
// (\cpu_datapath|stage_WB|Selector30~0_combout ) # (\cpu_datapath|sreg_MEM_WB|data [18]) ) ) ) # ( !\cpu_datapath|stage_WB|Add0~1_sumout  & ( !\cpu_datapath|stage_WB|Selector30~1_combout  & ( (\cpu_datapath|sreg_MEM_WB|data [18] & 
// !\cpu_datapath|stage_WB|Selector30~0_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [18]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [10]),
	.datac(!\cpu_datapath|stage_WB|Selector30~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [26]),
	.datae(!\cpu_datapath|stage_WB|Add0~1_sumout ),
	.dataf(!\cpu_datapath|stage_WB|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector29~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector29~0 .lut_mask = 64'h50505F5F303F303F;
defparam \cpu_datapath|stage_WB|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y36_N94
arriaii_io_ibuf \data_rdata[2]~input (
	.i(data_rdata[2]),
	.ibar(gnd),
	.o(\data_rdata[2]~input_o ));
// synopsys translate_off
defparam \data_rdata[2]~input .bus_hold = "false";
defparam \data_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N7
dffeas \cpu_datapath|sreg_MEM_WB|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|sreg_MEM_WB|data[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|data[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N16
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector29~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector29~1_combout  = ( \cpu_datapath|stage_WB|Selector30~3_combout  & ( \cpu_datapath|stage_WB|Selector30~4_combout  & ( \cpu_datapath|sreg_MEM_WB|alu [2] ) ) ) # ( !\cpu_datapath|stage_WB|Selector30~3_combout  & ( 
// \cpu_datapath|stage_WB|Selector30~4_combout  & ( \cpu_datapath|sreg_MEM_WB|data [2] ) ) ) # ( !\cpu_datapath|stage_WB|Selector30~3_combout  & ( !\cpu_datapath|stage_WB|Selector30~4_combout  & ( \cpu_datapath|stage_WB|Selector29~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|alu [2]),
	.datac(!\cpu_datapath|stage_WB|Selector29~0_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [2]),
	.datae(!\cpu_datapath|stage_WB|Selector30~3_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector29~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector29~1 .lut_mask = 64'h0F0F000000FF3333;
defparam \cpu_datapath|stage_WB|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \cpu_datapath|stage_ID|regfile|data[14][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[14][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[14][2] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[14][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~34 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~34_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[14][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[15][2]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[14][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[15][2]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[14][2]~q  & 
// (\cpu_datapath|sreg_IF_ID|rdata [21]))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[15][2]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][2]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][2]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[14][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[15][2]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[14][2]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~34 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~34 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu_datapath|sreg_ID_EX|rs2~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N12
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~31 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~31_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # 
// (\cpu_datapath|stage_ID|regfile|data[5][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[6][2]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][2]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[5][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[6][2]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((\cpu_datapath|stage_ID|regfile|data[5][2]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[6][2]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[5][2]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[6][2]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][2]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[5][2]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~31 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~31 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu_datapath|sreg_ID_EX|rs2~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N38
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~32 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~32_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[2][2]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( \cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (\cpu_datapath|stage_ID|regfile|data[2][2]~q  & !\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~31_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (\cpu_datapath|stage_ID|regfile|data[1][2]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][2]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~31_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][2]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][2]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[2][2]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~31_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][2]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~32 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~32 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~33 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~33_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][2]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[9][2]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][2]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (\cpu_datapath|stage_ID|regfile|data[9][2]~q  & !\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][2]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[8][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[10][2]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[11][2]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[8][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[10][2]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[9][2]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[10][2]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[8][2]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][2]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~33 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~33 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~27 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~27_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[17][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23]) # 
// ((\cpu_datapath|stage_ID|regfile|data[25][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[21][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23]))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[17][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((\cpu_datapath|stage_ID|regfile|data[25][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[21][2]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[21][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23]))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[17][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][2]~q )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[21][2]~q ))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[21][2]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~27 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~27 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu_datapath|sreg_ID_EX|rs2~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~26 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~26_combout  = ( \cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (!\cpu_datapath|sreg_IF_ID|rdata [23])) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|sreg_IF_ID|rdata [23])) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[28][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[20][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[16][2]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[24][2]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[16][2]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[24][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[28][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[20][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~26 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~26 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N30
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~29 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~29_combout  = ( \cpu_datapath|stage_ID|regfile|data[27][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22]) # ((!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[23][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[31][2]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[27][2]~q  & ( \cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [22] & (!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[23][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[31][2]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[27][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|sreg_IF_ID|rdata [23])) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[23][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[31][2]~q )))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[27][2]~q  & ( !\cpu_datapath|stage_ID|regfile|data[19][2]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [22] & ((!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[23][2]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[31][2]~q )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[31][2]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[23][2]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[27][2]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[19][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~29 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~29 .lut_mask = 64'h0145236789CDABEF;
defparam \cpu_datapath|sreg_ID_EX|rs2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y33_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~28 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~28_combout  = ( \cpu_datapath|stage_ID|regfile|data[30][2]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[22][2]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][2]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[22][2]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[30][2]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[26][2]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[30][2]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[18][2]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[26][2]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[26][2]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[22][2]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[18][2]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[30][2]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~28 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~28 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y30_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~30 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~30_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~29_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~28_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~26_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (\cpu_datapath|sreg_ID_EX|rs2~27_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~29_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~28_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|sreg_ID_EX|rs2~26_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~27_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|rs2~29_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~28_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~26_combout  & !\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|sreg_ID_EX|rs2~27_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~29_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~28_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~26_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~27_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~27_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~26_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~29_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~30 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~30 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~35 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~35_combout  = ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~30_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~33_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~34_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~30_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # 
// (\cpu_datapath|sreg_ID_EX|rs2~32_combout ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~30_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~33_combout ))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~34_combout )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~30_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// \cpu_datapath|sreg_ID_EX|rs2~32_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~34_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~32_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~33_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~35 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~35 .lut_mask = 64'h050511BBAFAF11BB;
defparam \cpu_datapath|sreg_ID_EX|rs2~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N15
dffeas \cpu_datapath|sreg_ID_EX|rs2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector29~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector29~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [2] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [2])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [2] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [2] & 
// \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [2] & ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [2])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [2] & ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]))) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [2])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [2]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [2]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector29~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector29~0 .lut_mask = 64'h05F505F505053535;
defparam \cpu_datapath|stage_EX|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~14 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ) # 
// (\cpu_datapath|stage_EX|Selector28~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ) # (\cpu_datapath|stage_EX|Selector28~0_combout 
// )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout )) # 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout )))) ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout  & ( (!\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout  & 
// (\cpu_datapath|stage_EX|Selector28~0_combout ))) # (\cpu_datapath|stage_EX|Selector29~0_combout  & (((!\cpu_datapath|stage_EX|Selector28~0_combout  & \cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datab(!\cpu_datapath|stage_EX|ALU|ShiftRight1~11_combout ),
	.datac(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~12_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~13_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~14 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~14 .lut_mask = 64'h0252A2F20757A7F7;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector30~7 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector30~7_combout  = ( !\cpu_datapath|stage_EX|Selector27~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ))) # 
// (\cpu_datapath|stage_EX|Selector30~0_combout  & ((!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[1]~17_combout )))))) ) ) # ( 
// \cpu_datapath|stage_EX|Selector27~0_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((!\cpu_datapath|stage_EX|Selector30~0_combout  & ((\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & 
// ((!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (\cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout )) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & (((\cpu_datapath|stage_EX|Selector30~0_combout  & \cpu_datapath|stage_EX|alumux1_out[1]~17_combout )))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~14_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datae(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.datag(!\cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector30~7 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|ALU|Selector30~7 .lut_mask = 64'h02CE02CECE57CE57;
defparam \cpu_datapath|stage_EX|ALU|Selector30~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector30~0 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector30~0_combout  = ( \cpu_datapath|stage_EX|ALU|Selector30~7_combout  & ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [2] ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector30~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector30~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector30~0 .lut_mask = 64'h0000000055555555;
defparam \cpu_datapath|stage_EX|ALU|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N10
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector0~2 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector0~2_combout  = ( \cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( \cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & 
// ((\cpu_datapath|stage_EX|ALU|Selector30~3_combout ) # (\cpu_datapath|stage_EX|ALU|Selector30~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( \cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & ((\cpu_datapath|stage_EX|ALU|Selector30~3_combout ) # (\cpu_datapath|stage_EX|ALU|Selector30~0_combout )))) ) ) ) # ( 
// \cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & ((\cpu_datapath|stage_EX|ALU|Selector30~3_combout 
// ) # (\cpu_datapath|stage_EX|ALU|Selector30~0_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector31~1_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # 
// ((\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & ((\cpu_datapath|stage_EX|ALU|Selector30~3_combout ) # (\cpu_datapath|stage_EX|ALU|Selector30~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector30~0_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector30~3_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|Selector31~3_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector0~2 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector0~2 .lut_mask = 64'hCDDDCEEECEEECEEE;
defparam \cpu_datapath|sreg_EX_MEM|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \cpu_datapath|sreg_MEM_WB|mem_byte_en[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|Selector0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Mux0~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Mux0~0_combout  = ( \cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & ( (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1] & !\cpu_datapath|sreg_MEM_WB|mem_byte_en [0])) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & ( (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0] & (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3] $ (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1]))) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Mux0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Mux0~0 .lut_mask = 64'h5A005A00A000A000;
defparam \cpu_datapath|stage_WB|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N14
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector30~4 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector30~4_combout  = ( \cpu_datapath|stage_WB|Equal0~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] $ (((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel 
// [0]))))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & (!\cpu_datapath|stage_WB|Mux0~0_combout  & (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] $ (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0])))) ) ) # ( 
// !\cpu_datapath|stage_WB|Equal0~0_combout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) # 
// (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0] & (!\cpu_datapath|stage_WB|Mux0~0_combout  & \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])))) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (((!\cpu_datapath|stage_WB|Mux0~0_combout  & 
// \cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]))) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datab(!\cpu_datapath|stage_WB|Mux0~0_combout ),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [0]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|stage_WB|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector30~4 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector30~4 .lut_mask = 64'hA54DA548A54DA548;
defparam \cpu_datapath|stage_WB|Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \cpu_datapath|sreg_MEM_WB|alu[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N24
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector28~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector28~0_combout  = ( \cpu_datapath|sreg_MEM_WB|data [11] & ( \cpu_datapath|stage_WB|Selector30~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout ) # (\cpu_datapath|sreg_MEM_WB|data [27]) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|data [11] & ( \cpu_datapath|stage_WB|Selector30~1_combout  & ( (\cpu_datapath|sreg_MEM_WB|data [27] & \cpu_datapath|stage_WB|Selector30~0_combout ) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|data [11] & ( 
// !\cpu_datapath|stage_WB|Selector30~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [19])) # (\cpu_datapath|stage_WB|Selector30~0_combout  & ((\cpu_datapath|stage_WB|Add0~5_sumout ))) ) ) ) # ( 
// !\cpu_datapath|sreg_MEM_WB|data [11] & ( !\cpu_datapath|stage_WB|Selector30~1_combout  & ( (!\cpu_datapath|stage_WB|Selector30~0_combout  & (\cpu_datapath|sreg_MEM_WB|data [19])) # (\cpu_datapath|stage_WB|Selector30~0_combout  & 
// ((\cpu_datapath|stage_WB|Add0~5_sumout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [27]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [19]),
	.datac(!\cpu_datapath|stage_WB|Add0~5_sumout ),
	.datad(!\cpu_datapath|stage_WB|Selector30~0_combout ),
	.datae(!\cpu_datapath|sreg_MEM_WB|data [11]),
	.dataf(!\cpu_datapath|stage_WB|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector28~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector28~0 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu_datapath|stage_WB|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N22
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector28~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector28~1_combout  = ( \cpu_datapath|stage_WB|Selector28~0_combout  & ( (!\cpu_datapath|stage_WB|Selector30~3_combout  & (((!\cpu_datapath|stage_WB|Selector30~4_combout )) # (\cpu_datapath|sreg_MEM_WB|data [3]))) # 
// (\cpu_datapath|stage_WB|Selector30~3_combout  & (((\cpu_datapath|stage_WB|Selector30~4_combout  & \cpu_datapath|sreg_MEM_WB|alu [3])))) ) ) # ( !\cpu_datapath|stage_WB|Selector28~0_combout  & ( (\cpu_datapath|stage_WB|Selector30~4_combout  & 
// ((!\cpu_datapath|stage_WB|Selector30~3_combout  & (\cpu_datapath|sreg_MEM_WB|data [3])) # (\cpu_datapath|stage_WB|Selector30~3_combout  & ((\cpu_datapath|sreg_MEM_WB|alu [3]))))) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector30~3_combout ),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [3]),
	.datac(!\cpu_datapath|stage_WB|Selector30~4_combout ),
	.datad(!\cpu_datapath|sreg_MEM_WB|alu [3]),
	.datae(!\cpu_datapath|stage_WB|Selector28~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector28~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector28~1 .lut_mask = 64'h0207A2A70207A2A7;
defparam \cpu_datapath|stage_WB|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \cpu_datapath|stage_ID|regfile|data[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[2][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[2][3] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~51 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~51_combout  = ( \cpu_datapath|stage_ID|regfile|data[7][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # 
// (\cpu_datapath|stage_ID|regfile|data[5][3]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[6][3]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[7][3]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((!\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|stage_ID|regfile|data[5][3]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[6][3]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[7][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (((\cpu_datapath|stage_ID|regfile|data[5][3]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|stage_ID|regfile|data[6][3]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[7][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[4][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|stage_ID|regfile|data[5][3]~q  & \cpu_datapath|sreg_IF_ID|rdata [20])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[6][3]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[6][3]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][3]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[7][3]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~51 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~51 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu_datapath|sreg_ID_EX|rs2~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~52 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~52_combout  = ( \cpu_datapath|stage_ID|regfile|data[3][3]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~51_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # 
// (\cpu_datapath|stage_ID|regfile|data[1][3]~q )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[2][3]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[3][3]~q  & 
// ( \cpu_datapath|sreg_ID_EX|rs2~51_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # (\cpu_datapath|stage_ID|regfile|data[1][3]~q )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[2][3]~q  & (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[3][3]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~51_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[1][3]~q )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout )) # (\cpu_datapath|stage_ID|regfile|data[2][3]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[3][3]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~51_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (((\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & \cpu_datapath|stage_ID|regfile|data[1][3]~q )))) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[2][3]~q  & (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[2][3]~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[1][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[3][3]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~52 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~52 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \cpu_datapath|sreg_ID_EX|rs2~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~54 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~54_combout  = ( \cpu_datapath|stage_ID|regfile|data[13][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (\cpu_datapath|stage_ID|regfile|data[14][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[15][3]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((\cpu_datapath|stage_ID|regfile|data[14][3]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[15][3]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[13][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[14][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21]) # ((\cpu_datapath|stage_ID|regfile|data[15][3]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[13][3]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[12][3]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[14][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((\cpu_datapath|stage_ID|regfile|data[15][3]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[14][3]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[15][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[13][3]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~54 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~54 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~53 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~53_combout  = ( \cpu_datapath|stage_ID|regfile|data[11][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][3]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[8][3]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[10][3]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][3]~q  & ( \cpu_datapath|stage_ID|regfile|data[9][3]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[8][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[10][3]~q ))))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[11][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[8][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[10][3]~q ))))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[11][3]~q  & ( !\cpu_datapath|stage_ID|regfile|data[9][3]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & ((!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|stage_ID|regfile|data[8][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[10][3]~q ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[8][3]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[10][3]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[11][3]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~53 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~53 .lut_mask = 64'h220A225F770A775F;
defparam \cpu_datapath|sreg_ID_EX|rs2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N2
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~46 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~46_combout  = ( \cpu_datapath|stage_ID|regfile|data[24][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[28][3]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[24][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[28][3]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[24][3]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[16][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[20][3]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[24][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[16][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[20][3]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[20][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[16][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[28][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[24][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~46 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~46 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~48 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~48_combout  = ( \cpu_datapath|stage_ID|regfile|data[26][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[22][3]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[30][3]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[26][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[22][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[30][3]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[26][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[18][3]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[26][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[18][3]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[22][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[18][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[30][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[26][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~48 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~48 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu_datapath|sreg_ID_EX|rs2~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N8
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~47 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~47_combout  = ( \cpu_datapath|stage_ID|regfile|data[29][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[21][3]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[21][3]~q  & !\cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[29][3]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[25][3]~q ))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[29][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[17][3]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][3]~q ))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[17][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[25][3]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[21][3]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[29][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~47 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~47 .lut_mask = 64'h553355330F000FFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y30_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~49 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~49_combout  = ( \cpu_datapath|stage_ID|regfile|data[31][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[27][3]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][3]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & \cpu_datapath|stage_ID|regfile|data[27][3]~q ) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[31][3]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[19][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[23][3]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[31][3]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[19][3]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[23][3]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[23][3]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][3]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[27][3]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[31][3]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~49 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~49 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu_datapath|sreg_ID_EX|rs2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N16
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~50 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~50_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~47_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~49_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~46_combout )) # (\cpu_datapath|sreg_IF_ID|rdata 
// [21] & ((\cpu_datapath|sreg_ID_EX|rs2~48_combout )))) # (\cpu_datapath|sreg_IF_ID|rdata [20]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~47_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~49_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// (\cpu_datapath|sreg_ID_EX|rs2~46_combout  & ((!\cpu_datapath|sreg_IF_ID|rdata [20])))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20]) # (\cpu_datapath|sreg_ID_EX|rs2~48_combout )))) ) ) ) # ( 
// \cpu_datapath|sreg_ID_EX|rs2~47_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~49_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & (((\cpu_datapath|sreg_IF_ID|rdata [20])) # (\cpu_datapath|sreg_ID_EX|rs2~46_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata 
// [21] & (((\cpu_datapath|sreg_ID_EX|rs2~48_combout  & !\cpu_datapath|sreg_IF_ID|rdata [20])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~47_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~49_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// ((!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~46_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~48_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2~46_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~48_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~47_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~50 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~50 .lut_mask = 64'h270027AA275527FF;
defparam \cpu_datapath|sreg_ID_EX|rs2~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N32
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~55 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~55_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~53_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~50_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~52_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~54_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~53_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~50_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~52_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~54_combout )))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~53_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~50_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~52_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~54_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~53_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~50_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & (\cpu_datapath|sreg_ID_EX|rs2~52_combout )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~54_combout ))))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~52_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~54_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~53_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~55 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~55 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu_datapath|sreg_ID_EX|rs2~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N33
dffeas \cpu_datapath|sreg_ID_EX|rs2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|Selector28~0 (
// Equation(s):
// \cpu_datapath|stage_EX|Selector28~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [3] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [3])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [3] & ( \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [3] & 
// \cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [3] & ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [3]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [3] & ( !\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & 
// (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3])) # (\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1] & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [3]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [3]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [2]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [3]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.alumux2_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|Selector28~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|Selector28~0 .lut_mask = 64'h53535353030303F3;
defparam \cpu_datapath|stage_EX|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~15 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout  = ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector31~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )) # 
// (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( \cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((!\cpu_datapath|stage_EX|Selector31~0_combout ) # (\cpu_datapath|stage_EX|alumux1_out[2]~18_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & 
// ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & 
// (((\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & \cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|Selector31~0_combout )) # (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout 
// ))) ) ) ) # ( !\cpu_datapath|stage_EX|alumux1_out[4]~20_combout  & ( !\cpu_datapath|stage_EX|alumux1_out[1]~17_combout  & ( (!\cpu_datapath|stage_EX|Selector30~0_combout  & (((\cpu_datapath|stage_EX|alumux1_out[2]~18_combout  & 
// \cpu_datapath|stage_EX|Selector31~0_combout )))) # (\cpu_datapath|stage_EX|Selector30~0_combout  & (\cpu_datapath|stage_EX|alumux1_out[3]~19_combout  & ((!\cpu_datapath|stage_EX|Selector31~0_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|alumux1_out[3]~19_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector30~0_combout ),
	.datac(!\cpu_datapath|stage_EX|alumux1_out[2]~18_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector31~0_combout ),
	.datae(!\cpu_datapath|stage_EX|alumux1_out[4]~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|alumux1_out[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~15 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~15 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|ShiftRight1~19 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout )) # 
// (\cpu_datapath|stage_EX|Selector29~0_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout  & ( \cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// ((!\cpu_datapath|stage_EX|Selector29~0_combout ) # ((\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout )))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & 
// ((\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout )))) ) ) ) # ( \cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & 
// (\cpu_datapath|stage_EX|Selector29~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (((\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout )) # (\cpu_datapath|stage_EX|Selector29~0_combout 
// ))) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout  & ( !\cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout  & ( (!\cpu_datapath|stage_EX|Selector28~0_combout  & (\cpu_datapath|stage_EX|Selector29~0_combout  & 
// (\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout ))) # (\cpu_datapath|stage_EX|Selector28~0_combout  & (!\cpu_datapath|stage_EX|Selector29~0_combout  & ((\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|Selector28~0_combout ),
	.datab(!\cpu_datapath|stage_EX|Selector29~0_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~16_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftRight1~17_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|ShiftRight1~18_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~19 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~19 .lut_mask = 64'h024613578ACE9BDF;
defparam \cpu_datapath|stage_EX|ALU|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector30~1 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector30~1_combout  = ( \cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout  & ( (\cpu_datapath|stage_EX|Selector27~0_combout ) # (\cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout ) ) ) # ( 
// !\cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout  & ( (\cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout  & !\cpu_datapath|stage_EX|Selector27~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_EX|ALU|ShiftRight1~19_combout ),
	.datad(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector30~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|ALU|Selector30~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu_datapath|stage_EX|ALU|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|ALU|Selector30~3 (
// Equation(s):
// \cpu_datapath|stage_EX|ALU|Selector30~3_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|Add0~9_sumout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (!\cpu_datapath|stage_EX|Selector27~0_combout  & (\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.aluop [1] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (\cpu_datapath|stage_EX|ALU|Selector30~1_combout )) # (\cpu_datapath|sreg_ID_EX|ctrl.aluop [0] & (((\cpu_datapath|stage_EX|ALU|Add0~9_sumout )))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [2]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [0]),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector30~1_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|ShiftLeft0~1_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.aluop [1]),
	.dataf(!\cpu_datapath|stage_EX|ALU|Add0~9_sumout ),
	.datag(!\cpu_datapath|stage_EX|Selector27~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|ALU|Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|ALU|Selector30~3 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|ALU|Selector30~3 .lut_mask = 64'h0020080888A82A2A;
defparam \cpu_datapath|stage_EX|ALU|Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y24_N36
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector3~0 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector3~0_combout  = ( \cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( \cpu_datapath|stage_EX|ALU|Selector30~0_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # (\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]) ) 
// ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( \cpu_datapath|stage_EX|ALU|Selector30~0_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & 
// \cpu_datapath|stage_EX|ALU|Selector31~1_combout )) ) ) ) # ( \cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector30~0_combout  & ( (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # 
// ((\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & \cpu_datapath|stage_EX|ALU|Selector30~3_combout )) ) ) ) # ( !\cpu_datapath|stage_EX|ALU|Selector31~3_combout  & ( !\cpu_datapath|stage_EX|ALU|Selector30~0_combout  & ( 
// (!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ) # ((!\cpu_datapath|stage_EX|ALU|Selector30~3_combout  & ((!\cpu_datapath|stage_EX|ALU|Selector31~1_combout ))) # (\cpu_datapath|stage_EX|ALU|Selector30~3_combout  & (\cpu_datapath|sreg_EX_MEM|ctrl.funct3 
// [0] & \cpu_datapath|stage_EX|ALU|Selector31~1_combout ))) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector30~3_combout ),
	.datad(!\cpu_datapath|stage_EX|ALU|Selector31~1_combout ),
	.datae(!\cpu_datapath|stage_EX|ALU|Selector31~3_combout ),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector3~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector3~0 .lut_mask = 64'hFCCDCDCDCCDDDDDD;
defparam \cpu_datapath|sreg_EX_MEM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \cpu_datapath|sreg_MEM_WB|mem_byte_en[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N0
arriaii_lcell_comb \cpu_datapath|stage_WB|Mux0~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Mux0~1_combout  = ( !\cpu_datapath|sreg_MEM_WB|mem_byte_en [1] & ( \cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2] & \cpu_datapath|sreg_MEM_WB|data [31]) ) ) ) # ( 
// \cpu_datapath|sreg_MEM_WB|mem_byte_en [1] & ( !\cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (\cpu_datapath|sreg_MEM_WB|data [15] & !\cpu_datapath|sreg_MEM_WB|mem_byte_en [2]) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|mem_byte_en [1] & ( 
// !\cpu_datapath|sreg_MEM_WB|mem_byte_en [3] & ( (\cpu_datapath|sreg_MEM_WB|data [23] & \cpu_datapath|sreg_MEM_WB|mem_byte_en [2]) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|data [23]),
	.datab(!\cpu_datapath|sreg_MEM_WB|data [15]),
	.datac(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [2]),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [31]),
	.datae(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [1]),
	.dataf(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Mux0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Mux0~1 .lut_mask = 64'h0505303000F00000;
defparam \cpu_datapath|stage_WB|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y25_N16
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector24~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector24~1_combout  = ( \cpu_datapath|stage_WB|Mux0~1_combout  & ( \cpu_datapath|stage_WB|Mux0~0_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & !\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]) ) ) ) # ( 
// \cpu_datapath|stage_WB|Mux0~1_combout  & ( !\cpu_datapath|stage_WB|Mux0~0_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]) # (\cpu_datapath|sreg_MEM_WB|data [7]))) ) ) ) # ( 
// !\cpu_datapath|stage_WB|Mux0~1_combout  & ( !\cpu_datapath|stage_WB|Mux0~0_combout  & ( (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & \cpu_datapath|sreg_MEM_WB|data [7]) ) ) )

	.dataa(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_MEM_WB|mem_byte_en [0]),
	.datad(!\cpu_datapath|sreg_MEM_WB|data [7]),
	.datae(!\cpu_datapath|stage_WB|Mux0~1_combout ),
	.dataf(!\cpu_datapath|stage_WB|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector24~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector24~1 .lut_mask = 64'h0055505500005050;
defparam \cpu_datapath|stage_WB|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N7
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.u_imm[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N4
arriaii_lcell_comb \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder (
// Equation(s):
// \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder_combout  = ( \cpu_datapath|sreg_EX_MEM|ctrl.u_imm [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.u_imm [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder .extended_lut = "off";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|ctrl.u_imm[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \cpu_datapath|sreg_MEM_WB|alu[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_EX_MEM|alu [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_MEM_WB|alu [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_MEM_WB|alu[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_MEM_WB|alu[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N24
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector8~0 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector8~0_combout  = ( \cpu_datapath|sreg_MEM_WB|alu [23] & ( \cpu_datapath|stage_WB|Add0~85_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # ((\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [23] & 
// !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [23] & ( \cpu_datapath|stage_WB|Add0~85_sumout  & ( (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & ((\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]))) 
// # (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [23] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) ) # ( \cpu_datapath|sreg_MEM_WB|alu [23] & ( !\cpu_datapath|stage_WB|Add0~85_sumout  & ( 
// (!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2] & ((!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]) # (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [23]))) ) ) ) # ( !\cpu_datapath|sreg_MEM_WB|alu [23] & ( !\cpu_datapath|stage_WB|Add0~85_sumout  & ( 
// (\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [23] & (\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1] & !\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_MEM_WB|ctrl.u_imm [23]),
	.datac(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [1]),
	.datad(!\cpu_datapath|sreg_MEM_WB|ctrl.regfilemux_sel [2]),
	.datae(!\cpu_datapath|sreg_MEM_WB|alu [23]),
	.dataf(!\cpu_datapath|stage_WB|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector8~0 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector8~0 .lut_mask = 64'h0300F30003F0F3F0;
defparam \cpu_datapath|stage_WB|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N30
arriaii_lcell_comb \cpu_datapath|stage_WB|Selector8~1 (
// Equation(s):
// \cpu_datapath|stage_WB|Selector8~1_combout  = ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( \cpu_datapath|stage_WB|Selector8~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout ) # 
// ((\cpu_datapath|sreg_MEM_WB|data [23])))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout ))) ) ) ) # ( !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( 
// \cpu_datapath|stage_WB|Selector8~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & ((!\cpu_datapath|stage_WB|Selector30~2_combout ) # ((\cpu_datapath|sreg_MEM_WB|data [23])))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & 
// (!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout )))) ) ) ) # ( \cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector8~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout 
//  & (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [23]))) # (\cpu_datapath|stage_WB|Selector13~0_combout  & (((\cpu_datapath|stage_WB|Selector24~1_combout )) # (\cpu_datapath|stage_WB|Selector30~2_combout ))) ) ) ) # ( 
// !\cpu_datapath|stage_WB|regfilemux_o~0_combout  & ( !\cpu_datapath|stage_WB|Selector8~0_combout  & ( (!\cpu_datapath|stage_WB|Selector13~0_combout  & (\cpu_datapath|stage_WB|Selector30~2_combout  & (\cpu_datapath|sreg_MEM_WB|data [23]))) # 
// (\cpu_datapath|stage_WB|Selector13~0_combout  & (!\cpu_datapath|stage_WB|Selector30~2_combout  & ((\cpu_datapath|stage_WB|Selector24~1_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_WB|Selector13~0_combout ),
	.datab(!\cpu_datapath|stage_WB|Selector30~2_combout ),
	.datac(!\cpu_datapath|sreg_MEM_WB|data [23]),
	.datad(!\cpu_datapath|stage_WB|Selector24~1_combout ),
	.datae(!\cpu_datapath|stage_WB|regfilemux_o~0_combout ),
	.dataf(!\cpu_datapath|stage_WB|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_WB|Selector8~1 .extended_lut = "off";
defparam \cpu_datapath|stage_WB|Selector8~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \cpu_datapath|stage_WB|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N9
dffeas \cpu_datapath|stage_ID|regfile|data[12][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_WB|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\cpu_datapath|stage_ID|regfile|data[12][25]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_ID|regfile|data[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_ID|regfile|data[12][23] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_ID|regfile|data[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~104 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~104_combout  = ( \cpu_datapath|stage_ID|regfile|data[14][23]~q  & ( \cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # 
// (\cpu_datapath|stage_ID|regfile|data[12][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[15][23]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[14][23]~q  & ( 
// \cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][23]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((!\cpu_datapath|sreg_IF_ID|rdata [21]) # (\cpu_datapath|stage_ID|regfile|data[15][23]~q )))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[14][23]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & 
// (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[12][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[15][23]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[14][23]~q  & ( !\cpu_datapath|stage_ID|regfile|data[13][23]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[12][23]~q  & ((!\cpu_datapath|sreg_IF_ID|rdata [21])))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[15][23]~q  & \cpu_datapath|sreg_IF_ID|rdata [21])))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[12][23]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[15][23]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[14][23]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~104 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~104 .lut_mask = 64'h220522AF770577AF;
defparam \cpu_datapath|sreg_ID_EX|rs2~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N0
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~103 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~103_combout  = ( \cpu_datapath|stage_ID|regfile|data[10][23]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][23]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][23]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][23]~q  & ( \cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][23]~q  & (!\cpu_datapath|sreg_IF_ID|rdata [21]))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|stage_ID|regfile|data[9][23]~q ) # (\cpu_datapath|sreg_IF_ID|rdata 
// [21])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[10][23]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_IF_ID|rdata [21])) # (\cpu_datapath|stage_ID|regfile|data[8][23]~q ))) 
// # (\cpu_datapath|sreg_IF_ID|rdata [20] & (((!\cpu_datapath|sreg_IF_ID|rdata [21] & \cpu_datapath|stage_ID|regfile|data[9][23]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[10][23]~q  & ( !\cpu_datapath|stage_ID|regfile|data[11][23]~q  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|stage_ID|regfile|data[8][23]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|stage_ID|regfile|data[9][23]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[8][23]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[9][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[10][23]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~103 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~103 .lut_mask = 64'h40704C7C43734F7F;
defparam \cpu_datapath|sreg_ID_EX|rs2~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~101 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~101_combout  = ( \cpu_datapath|stage_ID|regfile|data[6][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|stage_ID|regfile|data[5][23]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][23]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// ((\cpu_datapath|stage_ID|regfile|data[5][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|stage_ID|regfile|data[7][23]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[6][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( 
// (\cpu_datapath|stage_ID|regfile|data[4][23]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[6][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [20] & ( (!\cpu_datapath|sreg_IF_ID|rdata [21] & 
// \cpu_datapath|stage_ID|regfile|data[4][23]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[7][23]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[5][23]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[4][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[6][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~101 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~101 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \cpu_datapath|sreg_ID_EX|rs2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N36
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~102 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~102_combout  = ( \cpu_datapath|stage_ID|regfile|data[2][23]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~101_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][23]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][23]~q )))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][23]~q  & ( \cpu_datapath|sreg_ID_EX|rs2~101_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & (((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][23]~q )) # 
// (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][23]~q ))))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[2][23]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~101_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & 
// (((\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & (\cpu_datapath|stage_ID|regfile|data[1][23]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// ((\cpu_datapath|stage_ID|regfile|data[3][23]~q ))))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[2][23]~q  & ( !\cpu_datapath|sreg_ID_EX|rs2~101_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & 
// (\cpu_datapath|stage_ID|regfile|data[1][23]~q )) # (\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout  & ((\cpu_datapath|stage_ID|regfile|data[3][23]~q ))))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[1][23]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[3][23]~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2[4]~6_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2[4]~7_combout ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[2][23]~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~102 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~102 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu_datapath|sreg_ID_EX|rs2~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N26
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~97 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~97_combout  = ( \cpu_datapath|stage_ID|regfile|data[21][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[25][23]~q ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][23]~q )) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[25][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[29][23]~q )) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[21][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|sreg_IF_ID|rdata [22]) # (\cpu_datapath|stage_ID|regfile|data[17][23]~q ) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[21][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (\cpu_datapath|stage_ID|regfile|data[17][23]~q  & 
// !\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[29][23]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[17][23]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[25][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[21][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~97 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~97 .lut_mask = 64'h30303F3F05F505F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N14
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~96 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~96_combout  = ( \cpu_datapath|stage_ID|regfile|data[20][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[28][23]~q ) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [22] & ( (\cpu_datapath|stage_ID|regfile|data[28][23]~q  & \cpu_datapath|sreg_IF_ID|rdata [23]) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[20][23]~q  & ( 
// !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & (\cpu_datapath|stage_ID|regfile|data[24][23]~q )) ) ) ) # ( 
// !\cpu_datapath|stage_ID|regfile|data[20][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [22] & ( (!\cpu_datapath|sreg_IF_ID|rdata [23] & ((\cpu_datapath|stage_ID|regfile|data[16][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [23] & 
// (\cpu_datapath|stage_ID|regfile|data[24][23]~q )) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[28][23]~q ),
	.datab(!\cpu_datapath|stage_ID|regfile|data[24][23]~q ),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datad(!\cpu_datapath|stage_ID|regfile|data[16][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[20][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~96 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~96 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu_datapath|sreg_ID_EX|rs2~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y30_N4
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~99 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~99_combout  = ( \cpu_datapath|stage_ID|regfile|data[23][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[27][23]~q )) # 
// (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][23]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][23]~q  & ( \cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[27][23]~q )) # (\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[31][23]~q ))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[23][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( 
// (\cpu_datapath|stage_ID|regfile|data[19][23]~q ) # (\cpu_datapath|sreg_IF_ID|rdata [22]) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[23][23]~q  & ( !\cpu_datapath|sreg_IF_ID|rdata [23] & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// \cpu_datapath|stage_ID|regfile|data[19][23]~q ) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datab(!\cpu_datapath|stage_ID|regfile|data[19][23]~q ),
	.datac(!\cpu_datapath|stage_ID|regfile|data[27][23]~q ),
	.datad(!\cpu_datapath|stage_ID|regfile|data[31][23]~q ),
	.datae(!\cpu_datapath|stage_ID|regfile|data[23][23]~q ),
	.dataf(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~99 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~99 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu_datapath|sreg_ID_EX|rs2~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N24
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~98 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~98_combout  = ( \cpu_datapath|stage_ID|regfile|data[22][23]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][23]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [23]) # ((!\cpu_datapath|sreg_IF_ID|rdata [22] & 
// ((\cpu_datapath|stage_ID|regfile|data[26][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][23]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][23]~q  & ( \cpu_datapath|stage_ID|regfile|data[18][23]~q  & 
// ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23]) # (\cpu_datapath|stage_ID|regfile|data[26][23]~q )))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (\cpu_datapath|stage_ID|regfile|data[30][23]~q  & 
// ((\cpu_datapath|sreg_IF_ID|rdata [23])))) ) ) ) # ( \cpu_datapath|stage_ID|regfile|data[22][23]~q  & ( !\cpu_datapath|stage_ID|regfile|data[18][23]~q  & ( (!\cpu_datapath|sreg_IF_ID|rdata [22] & (((\cpu_datapath|stage_ID|regfile|data[26][23]~q  & 
// \cpu_datapath|sreg_IF_ID|rdata [23])))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & (((!\cpu_datapath|sreg_IF_ID|rdata [23])) # (\cpu_datapath|stage_ID|regfile|data[30][23]~q ))) ) ) ) # ( !\cpu_datapath|stage_ID|regfile|data[22][23]~q  & ( 
// !\cpu_datapath|stage_ID|regfile|data[18][23]~q  & ( (\cpu_datapath|sreg_IF_ID|rdata [23] & ((!\cpu_datapath|sreg_IF_ID|rdata [22] & ((\cpu_datapath|stage_ID|regfile|data[26][23]~q ))) # (\cpu_datapath|sreg_IF_ID|rdata [22] & 
// (\cpu_datapath|stage_ID|regfile|data[30][23]~q )))) ) ) )

	.dataa(!\cpu_datapath|stage_ID|regfile|data[30][23]~q ),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [22]),
	.datac(!\cpu_datapath|stage_ID|regfile|data[26][23]~q ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [23]),
	.datae(!\cpu_datapath|stage_ID|regfile|data[22][23]~q ),
	.dataf(!\cpu_datapath|stage_ID|regfile|data[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~98 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~98 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu_datapath|sreg_ID_EX|rs2~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N6
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~100 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~100_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~99_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~98_combout  & ( ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~96_combout ))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~97_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [21]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~99_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~98_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~96_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & (\cpu_datapath|sreg_ID_EX|rs2~97_combout ))) ) 
// ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~99_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~98_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [20] & (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((\cpu_datapath|sreg_ID_EX|rs2~96_combout )))) # 
// (\cpu_datapath|sreg_IF_ID|rdata [20] & (((\cpu_datapath|sreg_ID_EX|rs2~97_combout )) # (\cpu_datapath|sreg_IF_ID|rdata [21]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~99_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~98_combout  & ( 
// (!\cpu_datapath|sreg_IF_ID|rdata [21] & ((!\cpu_datapath|sreg_IF_ID|rdata [20] & ((\cpu_datapath|sreg_ID_EX|rs2~96_combout ))) # (\cpu_datapath|sreg_IF_ID|rdata [20] & (\cpu_datapath|sreg_ID_EX|rs2~97_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [20]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [21]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~97_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~96_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~99_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~100 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~100 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu_datapath|sreg_ID_EX|rs2~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N28
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|rs2~105 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|rs2~105_combout  = ( \cpu_datapath|sreg_ID_EX|rs2~102_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~100_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~103_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2~104_combout ))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~102_combout  & ( \cpu_datapath|sreg_ID_EX|rs2~100_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~103_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~104_combout ))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2~102_combout  & ( !\cpu_datapath|sreg_ID_EX|rs2~100_combout  & ( (!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & 
// ((\cpu_datapath|sreg_ID_EX|rs2~103_combout )))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ) # ((\cpu_datapath|sreg_ID_EX|rs2~104_combout )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2~102_combout  & ( 
// !\cpu_datapath|sreg_ID_EX|rs2~100_combout  & ( (\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout  & ((!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & ((\cpu_datapath|sreg_ID_EX|rs2~103_combout ))) # (\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout  & 
// (\cpu_datapath|sreg_ID_EX|rs2~104_combout )))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2[4]~11_combout ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2[4]~12_combout ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2~104_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2~103_combout ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2~102_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|rs2~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2~105 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|rs2~105 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu_datapath|sreg_ID_EX|rs2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \cpu_datapath|sreg_ID_EX|rs2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|sreg_ID_EX|rs2~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|rs2[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|rs2[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|rs2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~3 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~3_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [28] & ( \cpu_datapath|sreg_ID_EX|rs2 [27] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [27] & (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] 
// & !\cpu_datapath|sreg_ID_EX|rs1 [28]))) # (\cpu_datapath|sreg_ID_EX|rs1 [27] & (\cpu_datapath|sreg_ID_EX|rs1 [28] & ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 
// [28] & ( \cpu_datapath|sreg_ID_EX|rs2 [27] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & (!\cpu_datapath|sreg_ID_EX|rs1 [28] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  $ (!\cpu_datapath|sreg_ID_EX|rs1 [27])))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & (\cpu_datapath|sreg_ID_EX|rs1 [27] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  $ (\cpu_datapath|sreg_ID_EX|rs1 [28])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [28] & ( !\cpu_datapath|sreg_ID_EX|rs2 [27] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & (!\cpu_datapath|sreg_ID_EX|rs1 [27] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  $ (!\cpu_datapath|sreg_ID_EX|rs1 [28])))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & (\cpu_datapath|sreg_ID_EX|rs1 [28] & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  $ (\cpu_datapath|sreg_ID_EX|rs1 [27])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [28] & ( !\cpu_datapath|sreg_ID_EX|rs2 [27] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [27] & (!\cpu_datapath|sreg_ID_EX|rs1 [28] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) # (\cpu_datapath|sreg_ID_EX|rs1 [27] & (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & \cpu_datapath|sreg_ID_EX|rs1 
// [28]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [27]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [28]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [28]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~3 .lut_mask = 64'hE00140A14A01400B;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~7 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~7_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [24] & ( (\cpu_datapath|sreg_ID_EX|rs1 [23] & ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (\cpu_datapath|sreg_ID_EX|rs1 [26]))) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [24] 
// & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|rs1 [23]))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs1 [26] & !\cpu_datapath|sreg_ID_EX|rs1 [23])) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [23]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~7 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~7 .lut_mask = 64'h50AA50AA00AF00AF;
defparam \cpu_datapath|stage_EX|CMP|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~6 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~6_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [22] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [22])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|rs1 [25] & \cpu_datapath|sreg_ID_EX|rs1 [26])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [22] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & \cpu_datapath|sreg_ID_EX|rs2 [22]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|rs1 [22] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & !\cpu_datapath|sreg_ID_EX|rs2 
// [22]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|rs1 [22] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [22])) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & 
// (((!\cpu_datapath|sreg_ID_EX|rs1 [25] & !\cpu_datapath|sreg_ID_EX|rs1 [26])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [22]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [25]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~6 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~6 .lut_mask = 64'hD888888822222227;
defparam \cpu_datapath|stage_EX|CMP|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~5 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~5_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [26] & ( \cpu_datapath|sreg_ID_EX|rs1 [25] & ( (\cpu_datapath|sreg_ID_EX|rs2 [25] & (\cpu_datapath|sreg_ID_EX|rs2 [26] & (!\cpu_datapath|sreg_ID_EX|rs1 [24] $ 
// (\cpu_datapath|sreg_ID_EX|rs2 [24])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [26] & ( \cpu_datapath|sreg_ID_EX|rs1 [25] & ( (\cpu_datapath|sreg_ID_EX|rs2 [25] & (!\cpu_datapath|sreg_ID_EX|rs2 [26] & (!\cpu_datapath|sreg_ID_EX|rs1 [24] $ 
// (\cpu_datapath|sreg_ID_EX|rs2 [24])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [26] & ( !\cpu_datapath|sreg_ID_EX|rs1 [25] & ( (!\cpu_datapath|sreg_ID_EX|rs2 [25] & (\cpu_datapath|sreg_ID_EX|rs2 [26] & (!\cpu_datapath|sreg_ID_EX|rs1 [24] $ 
// (\cpu_datapath|sreg_ID_EX|rs2 [24])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [26] & ( !\cpu_datapath|sreg_ID_EX|rs1 [25] & ( (!\cpu_datapath|sreg_ID_EX|rs2 [25] & (!\cpu_datapath|sreg_ID_EX|rs2 [26] & (!\cpu_datapath|sreg_ID_EX|rs1 [24] $ 
// (\cpu_datapath|sreg_ID_EX|rs2 [24])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [25]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [24]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [26]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [24]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~5 .lut_mask = 64'h8020080240100401;
defparam \cpu_datapath|stage_EX|CMP|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~1 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~1_combout  = ( \cpu_datapath|stage_EX|CMP|Equal0~6_combout  & ( \cpu_datapath|stage_EX|CMP|Equal0~5_combout  & ( (\cpu_datapath|stage_EX|CMP|LessThan2~3_combout  & (!\cpu_datapath|stage_EX|CMP|Equal0~7_combout  $ 
// (((\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (\cpu_datapath|sreg_ID_EX|rs2 [23]))))) ) ) ) # ( \cpu_datapath|stage_EX|CMP|Equal0~6_combout  & ( !\cpu_datapath|stage_EX|CMP|Equal0~5_combout  & ( (\cpu_datapath|stage_EX|CMP|LessThan2~3_combout  & 
// (\cpu_datapath|stage_EX|CMP|Equal0~7_combout  & \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q )) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [23]),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~3_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|Equal0~7_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datae(!\cpu_datapath|stage_EX|CMP|Equal0~6_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~1 .lut_mask = 64'h0000000300002103;
defparam \cpu_datapath|stage_EX|CMP|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~8 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~8_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs2 [0] & (!\cpu_datapath|sreg_ID_EX|rs1 [0] & (!\cpu_datapath|sreg_ID_EX|rs2 [1] $ (\cpu_datapath|sreg_ID_EX|rs1 [1])))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [0] & (\cpu_datapath|sreg_ID_EX|rs1 [0] & (!\cpu_datapath|sreg_ID_EX|rs2 [1] $ (\cpu_datapath|sreg_ID_EX|rs1 [1]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0] & 
// (((!\cpu_datapath|sreg_ID_EX|rs1 [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1] $ (\cpu_datapath|sreg_ID_EX|rs1 [1])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0] & (((\cpu_datapath|sreg_ID_EX|rs1 [0] & (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1] $ 
// (\cpu_datapath|sreg_ID_EX|rs1 [1])))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [0]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [1]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [0]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~8 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|Equal0~8 .lut_mask = 64'hC00CA00A30035005;
defparam \cpu_datapath|stage_EX|CMP|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~12 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~12_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2 [2] & (((!\cpu_datapath|sreg_ID_EX|rs1 [2] & (!\cpu_datapath|sreg_ID_EX|rs2 [3] $ (\cpu_datapath|sreg_ID_EX|rs1 [3])))))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [2] & (((\cpu_datapath|sreg_ID_EX|rs1 [2] & (!\cpu_datapath|sreg_ID_EX|rs2 [3] $ (\cpu_datapath|sreg_ID_EX|rs1 [3])))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2] & 
// (!\cpu_datapath|sreg_ID_EX|rs1 [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3] $ (\cpu_datapath|sreg_ID_EX|rs1 [3])))) # (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2] & (\cpu_datapath|sreg_ID_EX|rs1 [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3] $ 
// (\cpu_datapath|sreg_ID_EX|rs1 [3]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [2]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [3]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [2]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~12 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|Equal0~12 .lut_mask = 64'hA00AC00C50053003;
defparam \cpu_datapath|stage_EX|CMP|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~4 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~4_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [31])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|rs1 [30]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [31] & ( (\cpu_datapath|sreg_ID_EX|rs2 [31] & 
// !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|rs2 [31] & !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [31])) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((!\cpu_datapath|sreg_ID_EX|rs1 
// [30]))) ) ) )

	.dataa(gnd),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [31]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [30]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~4 .lut_mask = 64'hCCF0CC003300330F;
defparam \cpu_datapath|stage_EX|CMP|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~0_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [29] & ( \cpu_datapath|stage_EX|CMP|Equal0~4_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [29] & (!\cpu_datapath|sreg_ID_EX|rs2 
// [30] $ (\cpu_datapath|sreg_ID_EX|rs1 [30])))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|rs1 [30])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [29] & ( \cpu_datapath|stage_EX|CMP|Equal0~4_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [29] & (!\cpu_datapath|sreg_ID_EX|rs2 [30] $ (\cpu_datapath|sreg_ID_EX|rs1 [30])))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((!\cpu_datapath|sreg_ID_EX|rs1 [30])))) ) 
// ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [30]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [29]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [30]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [29]),
	.dataf(!\cpu_datapath|stage_EX|CMP|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~0 .lut_mask = 64'h00000000B3400837;
defparam \cpu_datapath|stage_EX|CMP|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~48 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~48_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs2 [6] & (!\cpu_datapath|sreg_ID_EX|rs1 [6] & (!\cpu_datapath|sreg_ID_EX|rs2 [7] $ (\cpu_datapath|sreg_ID_EX|rs1 [7])))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [6] & (\cpu_datapath|sreg_ID_EX|rs1 [6] & (!\cpu_datapath|sreg_ID_EX|rs2 [7] $ (\cpu_datapath|sreg_ID_EX|rs1 [7]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6] & 
// (((!\cpu_datapath|sreg_ID_EX|rs1 [6] & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7] $ (\cpu_datapath|sreg_ID_EX|rs1 [7])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6] & (((\cpu_datapath|sreg_ID_EX|rs1 [6] & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7] $ 
// (\cpu_datapath|sreg_ID_EX|rs1 [7])))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [6]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [6]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [7]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~48 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~48 .lut_mask = 64'hC030A0500C030A05;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~52 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~52_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|rs2 [8] & (((!\cpu_datapath|sreg_ID_EX|rs1 [8] & (!\cpu_datapath|sreg_ID_EX|rs2 [9] $ (\cpu_datapath|sreg_ID_EX|rs1 [9])))))) 
// # (\cpu_datapath|sreg_ID_EX|rs2 [8] & (((\cpu_datapath|sreg_ID_EX|rs1 [8] & (!\cpu_datapath|sreg_ID_EX|rs2 [9] $ (\cpu_datapath|sreg_ID_EX|rs1 [9])))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8] & 
// (!\cpu_datapath|sreg_ID_EX|rs1 [8] & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9] $ (\cpu_datapath|sreg_ID_EX|rs1 [9])))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8] & (\cpu_datapath|sreg_ID_EX|rs1 [8] & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9] $ 
// (\cpu_datapath|sreg_ID_EX|rs1 [9]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [8]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [8]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [9]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~52 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~52 .lut_mask = 64'hA050C0300A050C03;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~16 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~16_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs1 [5] & (!\cpu_datapath|sreg_ID_EX|rs2 [5] & (!\cpu_datapath|sreg_ID_EX|rs1 [4] $ (\cpu_datapath|sreg_ID_EX|rs2 [4])))) # 
// (\cpu_datapath|sreg_ID_EX|rs1 [5] & (\cpu_datapath|sreg_ID_EX|rs2 [5] & (!\cpu_datapath|sreg_ID_EX|rs1 [4] $ (\cpu_datapath|sreg_ID_EX|rs2 [4]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4] & 
// (!\cpu_datapath|sreg_ID_EX|rs1 [4] & (!\cpu_datapath|sreg_ID_EX|rs1 [5] $ ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4] & (\cpu_datapath|sreg_ID_EX|rs1 [4] & (!\cpu_datapath|sreg_ID_EX|rs1 [5] $ 
// ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [5]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [4]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [4]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~16 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|Equal0~16 .lut_mask = 64'hC300824100C38241;
defparam \cpu_datapath|stage_EX|CMP|Equal0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N24
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~20 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~20_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs2 [11] & (!\cpu_datapath|sreg_ID_EX|rs1 [11] & (!\cpu_datapath|sreg_ID_EX|rs2 [10] $ (\cpu_datapath|sreg_ID_EX|rs1 [10])))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [11] & (\cpu_datapath|sreg_ID_EX|rs1 [11] & (!\cpu_datapath|sreg_ID_EX|rs2 [10] $ (\cpu_datapath|sreg_ID_EX|rs1 [10]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & 
// (((!\cpu_datapath|sreg_ID_EX|rs1 [11] & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10] $ (\cpu_datapath|sreg_ID_EX|rs1 [10])))))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & (((\cpu_datapath|sreg_ID_EX|rs1 [11] & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10] $ 
// (\cpu_datapath|sreg_ID_EX|rs1 [10])))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [11]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [10]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [11]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~20 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|Equal0~20 .lut_mask = 64'hC00CA00A30035005;
defparam \cpu_datapath|stage_EX|CMP|Equal0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N8
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~5 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~5_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [18] & ( \cpu_datapath|sreg_ID_EX|rs1 [19] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|rs2 [19] & \cpu_datapath|sreg_ID_EX|rs2 [18])))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [18] & ( \cpu_datapath|sreg_ID_EX|rs1 [19] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 
// [19] & !\cpu_datapath|sreg_ID_EX|rs2 [18])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [18] & ( !\cpu_datapath|sreg_ID_EX|rs1 [19] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [19] & \cpu_datapath|sreg_ID_EX|rs2 [18])) ) 
// ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [18] & ( !\cpu_datapath|sreg_ID_EX|rs1 [19] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((!\cpu_datapath|sreg_ID_EX|rs2 [19] & !\cpu_datapath|sreg_ID_EX|rs2 [18])))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [19]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [18]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [18]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~5 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~5 .lut_mask = 64'hE22200C00C00111D;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~4 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~4_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( \cpu_datapath|sreg_ID_EX|rs2 [20] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [21] & (!\cpu_datapath|sreg_ID_EX|rs1 [20] & !\cpu_datapath|sreg_ID_EX|ctrl.b_imm 
// [12])) # (\cpu_datapath|sreg_ID_EX|rs1 [21] & (\cpu_datapath|sreg_ID_EX|rs1 [20] & \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( \cpu_datapath|sreg_ID_EX|rs2 [20] & ( (\cpu_datapath|sreg_ID_EX|rs1 
// [20] & (!\cpu_datapath|sreg_ID_EX|rs1 [21] $ (\cpu_datapath|sreg_ID_EX|rs2 [21]))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( !\cpu_datapath|sreg_ID_EX|rs2 [20] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [21] & (!\cpu_datapath|sreg_ID_EX|rs1 [20] & 
// !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) # (\cpu_datapath|sreg_ID_EX|rs1 [21] & (\cpu_datapath|sreg_ID_EX|rs1 [20] & \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( !\cpu_datapath|sreg_ID_EX|rs2 
// [20] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [20] & (!\cpu_datapath|sreg_ID_EX|rs1 [21] $ (\cpu_datapath|sreg_ID_EX|rs2 [21]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1 [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [20]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [21]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~4 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~4 .lut_mask = 64'h8844818122118181;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N14
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~7 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~7_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [14] & ( \cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|rs2 [15] & \cpu_datapath|sreg_ID_EX|rs2 [14])))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [14] & ( \cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 
// [15] & !\cpu_datapath|sreg_ID_EX|rs2 [14])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [14] & ( !\cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [15] & \cpu_datapath|sreg_ID_EX|rs2 [14])) ) 
// ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [14] & ( !\cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((!\cpu_datapath|sreg_ID_EX|rs2 [15] & !\cpu_datapath|sreg_ID_EX|rs2 [14])))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [15]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [14]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [14]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~7 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~7 .lut_mask = 64'hE22200C00C00111D;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N10
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~8 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~8_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [13] & ( \cpu_datapath|sreg_ID_EX|rs1 [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [12] & (\cpu_datapath|sreg_ID_EX|rs2 [13]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [13] & ( \cpu_datapath|sreg_ID_EX|rs1 [12] & ( (\cpu_datapath|sreg_ID_EX|rs2 [12] & (!\cpu_datapath|sreg_ID_EX|rs2 [13] 
// & !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q )) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [13] & ( !\cpu_datapath|sreg_ID_EX|rs1 [12] & ( (!\cpu_datapath|sreg_ID_EX|rs2 [12] & (\cpu_datapath|sreg_ID_EX|rs2 [13] & !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q 
// )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [13] & ( !\cpu_datapath|sreg_ID_EX|rs1 [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [12] & (!\cpu_datapath|sreg_ID_EX|rs2 [13]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [13]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [13]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~8 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~8 .lut_mask = 64'h8F8020204040101F;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~6 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~6_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [16] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [16] & (!\cpu_datapath|sreg_ID_EX|rs1 [17] 
// $ (\cpu_datapath|sreg_ID_EX|rs2 [17])))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|rs1 [17])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [16] & ( (\cpu_datapath|sreg_ID_EX|rs2 
// [16] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs1 [17] $ (\cpu_datapath|sreg_ID_EX|rs2 [17])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|rs1 [16] & ( 
// (!\cpu_datapath|sreg_ID_EX|rs2 [16] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs1 [17] $ (\cpu_datapath|sreg_ID_EX|rs2 [17])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|rs1 [16] & 
// ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [16] & (!\cpu_datapath|sreg_ID_EX|rs1 [17] $ (\cpu_datapath|sreg_ID_EX|rs2 [17])))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((!\cpu_datapath|sreg_ID_EX|rs1 [17])))) 
// ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [16]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [17]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [17]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~6 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~6 .lut_mask = 64'hB038800840044307;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~9 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~9_combout  = ( \cpu_datapath|stage_EX|CMP|LessThan2~6_combout  & ( (\cpu_datapath|stage_EX|CMP|LessThan2~5_combout  & (\cpu_datapath|stage_EX|CMP|LessThan2~4_combout  & (\cpu_datapath|stage_EX|CMP|LessThan2~7_combout  
// & \cpu_datapath|stage_EX|CMP|LessThan2~8_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~5_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~4_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|LessThan2~7_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~8_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~9 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~9 .lut_mask = 64'h0000000000010001;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N20
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~2 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~2_combout  = ( \cpu_datapath|stage_EX|CMP|LessThan2~9_combout  & ( (\cpu_datapath|stage_EX|CMP|LessThan2~48_combout  & (\cpu_datapath|stage_EX|CMP|LessThan2~52_combout  & (\cpu_datapath|stage_EX|CMP|Equal0~16_combout  & 
// \cpu_datapath|stage_EX|CMP|Equal0~20_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~48_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~52_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|Equal0~16_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|Equal0~20_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \cpu_datapath|stage_EX|CMP|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Equal0~3 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Equal0~3_combout  = ( \cpu_datapath|stage_EX|CMP|Equal0~2_combout  & ( (\cpu_datapath|stage_EX|CMP|Equal0~1_combout  & (\cpu_datapath|stage_EX|CMP|Equal0~8_combout  & (\cpu_datapath|stage_EX|CMP|Equal0~12_combout  & 
// \cpu_datapath|stage_EX|CMP|Equal0~0_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|Equal0~8_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|Equal0~12_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|CMP|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Equal0~3 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \cpu_datapath|stage_EX|CMP|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N0
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Selector4~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Selector4~0_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~1_combout  & ( (\cpu_datapath|sreg_IF_ID|rdata [13] & ((\cpu_datapath|sreg_IF_ID|rdata [12]) # (\cpu_datapath|sreg_IF_ID|rdata [14]))) ) ) # ( 
// !\cpu_datapath|stage_ID|control_rom|Equal0~1_combout  & ( \cpu_datapath|sreg_IF_ID|rdata [13] ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [14]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [13]),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Selector4~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Selector4~0 .lut_mask = 64'h3333333313131313;
defparam \cpu_datapath|stage_ID|control_rom|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \cpu_datapath|sreg_ID_EX|ctrl.cmpop[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpop[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.cmpop[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~56 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~56_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs1 [3] & (((\cpu_datapath|sreg_ID_EX|rs2 [2] & !\cpu_datapath|sreg_ID_EX|rs1 [2])) # (\cpu_datapath|sreg_ID_EX|rs2 [3]))) # 
// (\cpu_datapath|sreg_ID_EX|rs1 [3] & (\cpu_datapath|sreg_ID_EX|rs2 [2] & (\cpu_datapath|sreg_ID_EX|rs2 [3] & !\cpu_datapath|sreg_ID_EX|rs1 [2])))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3] & 
// (!\cpu_datapath|sreg_ID_EX|rs1 [3] & (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2] & ((!\cpu_datapath|sreg_ID_EX|rs1 [2]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3] & ((!\cpu_datapath|sreg_ID_EX|rs1 [3]) # ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2] & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [2])))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [3]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [3]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [2]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [3]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [2]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~56 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~56 .lut_mask = 64'h0CCF4D4D00CC4444;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~44 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~44_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs2 [1] & (\cpu_datapath|sreg_ID_EX|rs2 [0] & (!\cpu_datapath|sreg_ID_EX|rs1 [0] & !\cpu_datapath|sreg_ID_EX|rs1 [1]))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [1] & ((!\cpu_datapath|sreg_ID_EX|rs1 [1]) # ((\cpu_datapath|sreg_ID_EX|rs2 [0] & !\cpu_datapath|sreg_ID_EX|rs1 [0]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1] & 
// (((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0] & (!\cpu_datapath|sreg_ID_EX|rs1 [0] & !\cpu_datapath|sreg_ID_EX|rs1 [1]))))) # (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1] & (((!\cpu_datapath|sreg_ID_EX|rs1 [1]) # ((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0] & 
// !\cpu_datapath|sreg_ID_EX|rs1 [0]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [1]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [1]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [0]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [0]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [1]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~44 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~44 .lut_mask = 64'h3F335F5503000500;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~36 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~36_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1 [9] & ((((\cpu_datapath|sreg_ID_EX|rs2 [8] & !\cpu_datapath|sreg_ID_EX|rs1 [8])) # (\cpu_datapath|sreg_ID_EX|rs2 [9])))) # 
// (\cpu_datapath|sreg_ID_EX|rs1 [9] & (((\cpu_datapath|sreg_ID_EX|rs2 [9] & (\cpu_datapath|sreg_ID_EX|rs2 [8] & !\cpu_datapath|sreg_ID_EX|rs1 [8]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1 [9] & 
// (((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8] & ((!\cpu_datapath|sreg_ID_EX|rs1 [8])))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]))) # (\cpu_datapath|sreg_ID_EX|rs1 [9] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9] & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [8]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1 [9]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [8]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [9]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [8]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [8]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~36 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~36 .lut_mask = 64'h0AAF2B2B0A0A0A0A;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y23_N16
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~40 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~40_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs2 [11] & (\cpu_datapath|sreg_ID_EX|rs2 [10] & (!\cpu_datapath|sreg_ID_EX|rs1 [10] & !\cpu_datapath|sreg_ID_EX|rs1 [11]))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [11] & ((!\cpu_datapath|sreg_ID_EX|rs1 [11]) # ((\cpu_datapath|sreg_ID_EX|rs2 [10] & !\cpu_datapath|sreg_ID_EX|rs1 [10]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] 
// & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10] & (!\cpu_datapath|sreg_ID_EX|rs1 [10] & !\cpu_datapath|sreg_ID_EX|rs1 [11]))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ((!\cpu_datapath|sreg_ID_EX|rs1 [11]) # ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10] & 
// !\cpu_datapath|sreg_ID_EX|rs1 [10]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [10]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [10]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [10]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [11]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~40 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~40 .lut_mask = 64'h5F0F3F0F05000300;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~12 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~12_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [20] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [21] & ((\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (\cpu_datapath|sreg_ID_EX|rs2 
// [21]))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [20] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( ((!\cpu_datapath|sreg_ID_EX|rs1 [21] & ((\cpu_datapath|sreg_ID_EX|rs2 [21]) # (\cpu_datapath|sreg_ID_EX|rs2 [20]))) # (\cpu_datapath|sreg_ID_EX|rs1 [21] 
// & (\cpu_datapath|sreg_ID_EX|rs2 [20] & \cpu_datapath|sreg_ID_EX|rs2 [21]))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [20] & ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [21] & 
// (\cpu_datapath|sreg_ID_EX|rs2 [21] & !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q )) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [20] & ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [21] & ((\cpu_datapath|sreg_ID_EX|rs2 [21]) # (\cpu_datapath|sreg_ID_EX|rs2 [20]))) # (\cpu_datapath|sreg_ID_EX|rs1 [21] & (\cpu_datapath|sreg_ID_EX|rs2 [20] & \cpu_datapath|sreg_ID_EX|rs2 [21])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1 [21]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [20]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [21]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [20]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~12 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~12 .lut_mask = 64'h2B000A002BFF0AAA;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~10 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~10_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [18] & ( \cpu_datapath|sreg_ID_EX|rs1 [19] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [18] & ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|rs2 [19]))) 
// # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [18] & ( \cpu_datapath|sreg_ID_EX|rs1 [19] & ( (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & !\cpu_datapath|sreg_ID_EX|rs1 [18])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [18] & ( !\cpu_datapath|sreg_ID_EX|rs1 [19] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((!\cpu_datapath|sreg_ID_EX|rs1 
// [18]) # (\cpu_datapath|sreg_ID_EX|rs2 [19])))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [18] & ( !\cpu_datapath|sreg_ID_EX|rs1 [19] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|rs2 [19]))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [18]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [19]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [18]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~10 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~10 .lut_mask = 64'h11DDD1DD101010D0;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~11 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~11_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [16] & ( \cpu_datapath|sreg_ID_EX|rs1 [16] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [17] & ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [17])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [16] & ( \cpu_datapath|sreg_ID_EX|rs1 [16] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [17] & 
// ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [17])) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]))))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [16] & ( 
// !\cpu_datapath|sreg_ID_EX|rs1 [16] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((!\cpu_datapath|sreg_ID_EX|rs1 [17])) # (\cpu_datapath|sreg_ID_EX|rs2 [17]))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|ctrl.b_imm 
// [12])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [16] & ( !\cpu_datapath|sreg_ID_EX|rs1 [16] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [17] & ((!\cpu_datapath|sreg_ID_EX|rs1 [17])))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [17]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [17]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [16]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~11 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~11 .lut_mask = 64'h5033F53350305030;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~13 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~13_combout  = ( \cpu_datapath|stage_EX|CMP|LessThan2~11_combout  & ( (!\cpu_datapath|stage_EX|CMP|LessThan2~12_combout  & ((!\cpu_datapath|stage_EX|CMP|LessThan2~4_combout ) # 
// ((!\cpu_datapath|stage_EX|CMP|LessThan2~5_combout  & !\cpu_datapath|stage_EX|CMP|LessThan2~10_combout )))) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan2~11_combout  & ( (!\cpu_datapath|stage_EX|CMP|LessThan2~12_combout  & 
// ((!\cpu_datapath|stage_EX|CMP|LessThan2~4_combout ) # (!\cpu_datapath|stage_EX|CMP|LessThan2~10_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~5_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~4_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|LessThan2~12_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~10_combout ),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~13 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~13 .lut_mask = 64'hF0C0F0C0E0C0E0C0;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~15 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~15_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [13] & ( \cpu_datapath|sreg_ID_EX|rs2 [12] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [13] & (((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm 
// [12])))) # (\cpu_datapath|sreg_ID_EX|rs1 [13] & (!\cpu_datapath|sreg_ID_EX|rs1 [12] & ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [13] & ( 
// \cpu_datapath|sreg_ID_EX|rs2 [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs1 [13] & (!\cpu_datapath|sreg_ID_EX|rs1 [12]))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [13]) # (!\cpu_datapath|sreg_ID_EX|rs1 [12])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [13] & ( !\cpu_datapath|sreg_ID_EX|rs2 [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs1 [13])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ((!\cpu_datapath|sreg_ID_EX|rs1 [13]) # (!\cpu_datapath|sreg_ID_EX|rs1 [12])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [13] & ( !\cpu_datapath|sreg_ID_EX|rs2 [12] 
// & ( (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((!\cpu_datapath|sreg_ID_EX|rs1 [13]) # (!\cpu_datapath|sreg_ID_EX|rs1 [12])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1 [13]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [12]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [13]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~15 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~15 .lut_mask = 64'h000EAA0E880EEE0E;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~14 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~14_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [14] & ( \cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [14] & ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [15])) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [14] & ( \cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [14] & 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [14] & ( !\cpu_datapath|sreg_ID_EX|rs1 [15] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [14]) # ((\cpu_datapath|sreg_ID_EX|rs2 [15])))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [14] & ( !\cpu_datapath|sreg_ID_EX|rs1 
// [15] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [15])) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1 [14]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [15]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [14]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~14 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~14 .lut_mask = 64'h0C3F8CBF0022082A;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~16 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~16_combout  = ( \cpu_datapath|stage_EX|CMP|LessThan2~14_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~6_combout  & ( (\cpu_datapath|stage_EX|CMP|LessThan2~5_combout  & \cpu_datapath|stage_EX|CMP|LessThan2~4_combout 
// ) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan2~14_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~6_combout  & ( (\cpu_datapath|stage_EX|CMP|LessThan2~5_combout  & (\cpu_datapath|stage_EX|CMP|LessThan2~4_combout  & 
// (\cpu_datapath|stage_EX|CMP|LessThan2~15_combout  & \cpu_datapath|stage_EX|CMP|LessThan2~7_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~5_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~4_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|LessThan2~15_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~7_combout ),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan2~14_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~16 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~16 .lut_mask = 64'h0000000000011111;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N18
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~17 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~17_combout  = ( !\cpu_datapath|stage_EX|CMP|LessThan2~16_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~9_combout  & ( (!\cpu_datapath|stage_EX|CMP|LessThan2~40_combout  & 
// (\cpu_datapath|stage_EX|CMP|LessThan2~13_combout  & ((!\cpu_datapath|stage_EX|CMP|LessThan2~36_combout ) # (!\cpu_datapath|stage_EX|CMP|Equal0~20_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan2~16_combout  & ( 
// !\cpu_datapath|stage_EX|CMP|LessThan2~9_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~13_combout  ) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~36_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~40_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|Equal0~20_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~13_combout ),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan2~16_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~17 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~17 .lut_mask = 64'h00FF000000C80000;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~28 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~28_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs1 [5] & (((\cpu_datapath|sreg_ID_EX|rs2 [4] & !\cpu_datapath|sreg_ID_EX|rs1 [4])) # (\cpu_datapath|sreg_ID_EX|rs2 [5]))) # 
// (\cpu_datapath|sreg_ID_EX|rs1 [5] & (\cpu_datapath|sreg_ID_EX|rs2 [5] & (\cpu_datapath|sreg_ID_EX|rs2 [4] & !\cpu_datapath|sreg_ID_EX|rs1 [4])))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( (!\cpu_datapath|sreg_ID_EX|rs1 [5] & 
// (((\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4] & ((!\cpu_datapath|sreg_ID_EX|rs1 [4])))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]))) # (\cpu_datapath|sreg_ID_EX|rs1 [5] & (\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4] & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5] & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [4]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.i_imm [4]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [5]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [5]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [4]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [4]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~28 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~28 .lut_mask = 64'h0CCF4D4D0C0C0C0C;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~32 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~32_combout  = ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|rs2 [7] & (\cpu_datapath|sreg_ID_EX|rs2 [6] & (!\cpu_datapath|sreg_ID_EX|rs1 [7] & !\cpu_datapath|sreg_ID_EX|rs1 [6]))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [7] & ((!\cpu_datapath|sreg_ID_EX|rs1 [7]) # ((\cpu_datapath|sreg_ID_EX|rs2 [6] & !\cpu_datapath|sreg_ID_EX|rs1 [6]))))) ) ) # ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7] & 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6] & (!\cpu_datapath|sreg_ID_EX|rs1 [7] & !\cpu_datapath|sreg_ID_EX|rs1 [6]))) # (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7] & ((!\cpu_datapath|sreg_ID_EX|rs1 [7]) # ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6] & 
// !\cpu_datapath|sreg_ID_EX|rs1 [6]))))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [6]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [6]),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [7]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [7]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [6]),
	.datag(!\cpu_datapath|sreg_ID_EX|rs2 [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~32 .extended_lut = "on";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~32 .lut_mask = 64'h3F035F050F000F00;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~18 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~18_combout  = ( \cpu_datapath|stage_EX|CMP|Equal0~20_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~9_combout  & ( (\cpu_datapath|stage_EX|CMP|LessThan2~52_combout  & 
// (((\cpu_datapath|stage_EX|CMP|LessThan2~48_combout  & \cpu_datapath|stage_EX|CMP|LessThan2~28_combout )) # (\cpu_datapath|stage_EX|CMP|LessThan2~32_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~48_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~52_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|LessThan2~28_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~32_combout ),
	.datae(!\cpu_datapath|stage_EX|CMP|Equal0~20_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~18 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~18 .lut_mask = 64'h0000000000000133;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N34
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~19 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~19_combout  = ( !\cpu_datapath|stage_EX|CMP|LessThan2~18_combout  & ( \cpu_datapath|stage_EX|CMP|Equal0~2_combout  & ( (!\cpu_datapath|stage_EX|CMP|LessThan2~56_combout  & 
// (\cpu_datapath|stage_EX|CMP|LessThan2~17_combout  & ((!\cpu_datapath|stage_EX|CMP|LessThan2~44_combout ) # (!\cpu_datapath|stage_EX|CMP|Equal0~12_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan2~18_combout  & ( 
// !\cpu_datapath|stage_EX|CMP|Equal0~2_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~17_combout  ) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~56_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~44_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|Equal0~12_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~17_combout ),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan2~18_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~19 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~19 .lut_mask = 64'h00FF000000A80000;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N6
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~1 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~1_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [25] & ( !\cpu_datapath|sreg_ID_EX|rs1 [25] $ (((\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]))) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs2 [25] & ( !\cpu_datapath|sreg_ID_EX|rs1 [25] $ (((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # (!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [25]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~1 .lut_mask = 64'h0F5A0F5AA5F0A5F0;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N12
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~24 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~24_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [26] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [26]) # ((!\cpu_datapath|sreg_ID_EX|rs1 [25] & ((\cpu_datapath|sreg_ID_EX|rs2 [25]) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q )))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [26] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [26] & (((\cpu_datapath|sreg_ID_EX|rs2 [25] & !\cpu_datapath|sreg_ID_EX|rs1 
// [25])) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ))) # (\cpu_datapath|sreg_ID_EX|rs1 [26] & (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((!\cpu_datapath|sreg_ID_EX|rs1 [25])))) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [26] & ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((!\cpu_datapath|sreg_ID_EX|rs1 [26]) # ((\cpu_datapath|sreg_ID_EX|rs2 [25] & !\cpu_datapath|sreg_ID_EX|rs1 [25])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [26] 
// & ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [26] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [25] & !\cpu_datapath|sreg_ID_EX|rs1 [25]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [25]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [25]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [26]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~24 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~24 .lut_mask = 64'h08008C883B22BFAA;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y26_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~20 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~20_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|rs1 [27]) # (!\cpu_datapath|sreg_ID_EX|rs1 [28]) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( (!\cpu_datapath|sreg_ID_EX|rs2 [28] & (\cpu_datapath|sreg_ID_EX|rs2 [27] & (!\cpu_datapath|sreg_ID_EX|rs1 [27] & !\cpu_datapath|sreg_ID_EX|rs1 [28]))) # 
// (\cpu_datapath|sreg_ID_EX|rs2 [28] & ((!\cpu_datapath|sreg_ID_EX|rs1 [28]) # ((\cpu_datapath|sreg_ID_EX|rs2 [27] & !\cpu_datapath|sreg_ID_EX|rs1 [27])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] 
// & ( (!\cpu_datapath|sreg_ID_EX|rs2 [28] & (\cpu_datapath|sreg_ID_EX|rs2 [27] & (!\cpu_datapath|sreg_ID_EX|rs1 [27] & !\cpu_datapath|sreg_ID_EX|rs1 [28]))) # (\cpu_datapath|sreg_ID_EX|rs2 [28] & ((!\cpu_datapath|sreg_ID_EX|rs1 [28]) # 
// ((\cpu_datapath|sreg_ID_EX|rs2 [27] & !\cpu_datapath|sreg_ID_EX|rs1 [27])))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [28]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [27]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [27]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [28]),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~20 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~20 .lut_mask = 64'h751000007510FFF0;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y25_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~27 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~27_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [24] & ( \cpu_datapath|sreg_ID_EX|rs1 [22] & ( (\cpu_datapath|sreg_ID_EX|rs2 [24] & (\cpu_datapath|sreg_ID_EX|rs2 [23] & !\cpu_datapath|sreg_ID_EX|rs1 [23])) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|rs1 [24] & ( \cpu_datapath|sreg_ID_EX|rs1 [22] & ( ((\cpu_datapath|sreg_ID_EX|rs2 [23] & !\cpu_datapath|sreg_ID_EX|rs1 [23])) # (\cpu_datapath|sreg_ID_EX|rs2 [24]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [24] & ( 
// !\cpu_datapath|sreg_ID_EX|rs1 [22] & ( (\cpu_datapath|sreg_ID_EX|rs2 [24] & ((!\cpu_datapath|sreg_ID_EX|rs2 [23] & (\cpu_datapath|sreg_ID_EX|rs2 [22] & !\cpu_datapath|sreg_ID_EX|rs1 [23])) # (\cpu_datapath|sreg_ID_EX|rs2 [23] & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [23]) # (\cpu_datapath|sreg_ID_EX|rs2 [22]))))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [24] & ( !\cpu_datapath|sreg_ID_EX|rs1 [22] & ( ((!\cpu_datapath|sreg_ID_EX|rs2 [23] & (\cpu_datapath|sreg_ID_EX|rs2 [22] & 
// !\cpu_datapath|sreg_ID_EX|rs1 [23])) # (\cpu_datapath|sreg_ID_EX|rs2 [23] & ((!\cpu_datapath|sreg_ID_EX|rs1 [23]) # (\cpu_datapath|sreg_ID_EX|rs2 [22])))) # (\cpu_datapath|sreg_ID_EX|rs2 [24]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|rs2 [24]),
	.datab(!\cpu_datapath|sreg_ID_EX|rs2 [23]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [22]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [23]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [24]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~27 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~27 .lut_mask = 64'h7F57150177551100;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N22
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~25 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~25_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [23] & ( \cpu_datapath|stage_EX|CMP|LessThan2~27_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [22]) # (!\cpu_datapath|sreg_ID_EX|rs1 [24])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [23] & ( \cpu_datapath|stage_EX|CMP|LessThan2~27_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [23] & ( !\cpu_datapath|stage_EX|CMP|LessThan2~27_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & 
// ((!\cpu_datapath|sreg_ID_EX|rs1 [22]) # (!\cpu_datapath|sreg_ID_EX|rs1 [24])))) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [23] & ( !\cpu_datapath|stage_EX|CMP|LessThan2~27_combout  & ( (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & 
// \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(!\cpu_datapath|sreg_ID_EX|rs1 [22]),
	.datac(!\cpu_datapath|sreg_ID_EX|rs1 [24]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [23]),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~25 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~25 .lut_mask = 64'h00550054AAFFAAFE;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N2
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~2 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~2_combout  = ( \cpu_datapath|sreg_ID_EX|rs2 [26] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|rs1 [26] ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [26] & ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm 
// [12] & ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  $ (!\cpu_datapath|sreg_ID_EX|rs1 [26]) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs2 [26] & ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  $ 
// (\cpu_datapath|sreg_ID_EX|rs1 [26]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs2 [26] & ( !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs2 [26]),
	.dataf(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~2 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~2 .lut_mask = 64'h00FFF00F0FF0FF00;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N32
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~21 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~21_combout  = ( \cpu_datapath|stage_EX|CMP|LessThan2~25_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~2_combout  & ( (!\cpu_datapath|stage_EX|CMP|LessThan2~20_combout  & 
// ((!\cpu_datapath|stage_EX|CMP|LessThan2~3_combout ) # (!\cpu_datapath|stage_EX|CMP|LessThan2~24_combout ))) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan2~25_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~2_combout  & ( 
// (!\cpu_datapath|stage_EX|CMP|LessThan2~20_combout  & ((!\cpu_datapath|stage_EX|CMP|LessThan2~3_combout ) # (!\cpu_datapath|stage_EX|CMP|LessThan2~24_combout ))) ) ) ) # ( \cpu_datapath|stage_EX|CMP|LessThan2~25_combout  & ( 
// !\cpu_datapath|stage_EX|CMP|LessThan2~2_combout  & ( (!\cpu_datapath|stage_EX|CMP|LessThan2~20_combout  & ((!\cpu_datapath|stage_EX|CMP|LessThan2~3_combout ) # ((\cpu_datapath|stage_EX|CMP|LessThan2~1_combout  & 
// !\cpu_datapath|stage_EX|CMP|LessThan2~24_combout )))) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan2~25_combout  & ( !\cpu_datapath|stage_EX|CMP|LessThan2~2_combout  & ( (!\cpu_datapath|stage_EX|CMP|LessThan2~20_combout  & 
// ((!\cpu_datapath|stage_EX|CMP|LessThan2~3_combout ) # (!\cpu_datapath|stage_EX|CMP|LessThan2~24_combout ))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|LessThan2~3_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|LessThan2~1_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|LessThan2~24_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~20_combout ),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan2~25_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~21 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~21 .lut_mask = 64'hFA00BA00FA00FA00;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan0~0_combout  = ( \cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|rs2 [31] & !\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) ) ) ) # ( 
// !\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12] & ( \cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|rs2 [31]) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [31]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datae(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan0~0 .lut_mask = 64'h00000000F0FFF000;
defparam \cpu_datapath|stage_EX|CMP|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N4
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~26 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~26_combout  = ( \cpu_datapath|sreg_ID_EX|rs1 [29] & ( \cpu_datapath|sreg_ID_EX|rs2 [29] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & !\cpu_datapath|sreg_ID_EX|rs2 [30])) # (\cpu_datapath|sreg_ID_EX|rs1 [30]) ) 
// ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [29] & ( \cpu_datapath|sreg_ID_EX|rs2 [29] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (!\cpu_datapath|sreg_ID_EX|rs2 [30] & \cpu_datapath|sreg_ID_EX|rs1 [30])) ) ) ) # ( \cpu_datapath|sreg_ID_EX|rs1 [29] & ( 
// !\cpu_datapath|sreg_ID_EX|rs2 [29] & ( ((!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & !\cpu_datapath|sreg_ID_EX|rs2 [30])) # (\cpu_datapath|sreg_ID_EX|rs1 [30]) ) ) ) # ( !\cpu_datapath|sreg_ID_EX|rs1 [29] & ( !\cpu_datapath|sreg_ID_EX|rs2 [29] & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((!\cpu_datapath|sreg_ID_EX|rs2 [30]) # (\cpu_datapath|sreg_ID_EX|rs1 [30]))) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [30]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs1 [30]),
	.datae(!\cpu_datapath|sreg_ID_EX|rs1 [29]),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~26 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~26 .lut_mask = 64'hA0AAA0FF00A0A0FF;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N0
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~22 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~22_combout  = ( !\cpu_datapath|stage_EX|CMP|LessThan2~26_combout  & ( \cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & ((\cpu_datapath|sreg_ID_EX|rs2 [31]))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12])) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan2~26_combout  & ( !\cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & 
// !\cpu_datapath|sreg_ID_EX|rs2 [31]) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datad(!\cpu_datapath|sreg_ID_EX|rs2 [31]),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan2~26_combout ),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~22 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~22 .lut_mask = 64'hAA00000005AF0000;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N30
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan0~1 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan0~1_combout  = ( !\cpu_datapath|stage_EX|CMP|LessThan0~0_combout  & ( !\cpu_datapath|stage_EX|CMP|LessThan2~22_combout  & ( (!\cpu_datapath|stage_EX|CMP|Equal0~0_combout ) # 
// ((\cpu_datapath|stage_EX|CMP|LessThan2~21_combout  & ((!\cpu_datapath|stage_EX|CMP|Equal0~1_combout ) # (\cpu_datapath|stage_EX|CMP|LessThan2~19_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|Equal0~0_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|LessThan2~19_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~21_combout ),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan0~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan0~1 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan0~1 .lut_mask = 64'hCCEF000000000000;
defparam \cpu_datapath|stage_EX|CMP|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N26
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~0 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~0_combout  = ( !\cpu_datapath|sreg_ID_EX|rs1 [31] & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & (\cpu_datapath|sreg_ID_EX|rs2 [31])) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q  & 
// ((\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]))) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpmux_sel~q ),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_ID_EX|rs2 [31]),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.b_imm [12]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_ID_EX|rs1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~0 .lut_mask = 64'h0A5F0A5F00000000;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N28
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|LessThan2~23 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|LessThan2~23_combout  = ( !\cpu_datapath|stage_EX|CMP|LessThan2~0_combout  & ( !\cpu_datapath|stage_EX|CMP|LessThan2~22_combout  & ( (!\cpu_datapath|stage_EX|CMP|Equal0~0_combout ) # 
// ((\cpu_datapath|stage_EX|CMP|LessThan2~21_combout  & ((!\cpu_datapath|stage_EX|CMP|Equal0~1_combout ) # (\cpu_datapath|stage_EX|CMP|LessThan2~19_combout )))) ) ) )

	.dataa(!\cpu_datapath|stage_EX|CMP|Equal0~1_combout ),
	.datab(!\cpu_datapath|stage_EX|CMP|Equal0~0_combout ),
	.datac(!\cpu_datapath|stage_EX|CMP|LessThan2~21_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|LessThan2~19_combout ),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan2~0_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|LessThan2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|LessThan2~23 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|LessThan2~23 .lut_mask = 64'hCECF000000000000;
defparam \cpu_datapath|stage_EX|CMP|LessThan2~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N36
arriaii_lcell_comb \cpu_datapath|stage_EX|CMP|Selector0~0 (
// Equation(s):
// \cpu_datapath|stage_EX|CMP|Selector0~0_combout  = ( \cpu_datapath|stage_EX|CMP|LessThan0~1_combout  & ( \cpu_datapath|stage_EX|CMP|LessThan2~23_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1] & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0] $ (!\cpu_datapath|stage_EX|CMP|Equal0~3_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & (\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0])) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan0~1_combout  & ( 
// \cpu_datapath|stage_EX|CMP|LessThan2~23_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0] $ (!\cpu_datapath|stage_EX|CMP|Equal0~3_combout )))) # 
// (\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0] $ (((\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1]))))) ) ) ) # ( \cpu_datapath|stage_EX|CMP|LessThan0~1_combout  & ( !\cpu_datapath|stage_EX|CMP|LessThan2~23_combout  & ( 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0] $ (!\cpu_datapath|stage_EX|CMP|Equal0~3_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0] $ (((!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1]))))) ) ) ) # ( !\cpu_datapath|stage_EX|CMP|LessThan0~1_combout  & ( !\cpu_datapath|stage_EX|CMP|LessThan2~23_combout  & ( (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & 
// (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0] $ (!\cpu_datapath|stage_EX|CMP|Equal0~3_combout )))) # (\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2] & (!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0])) ) ) )

	.dataa(!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [0]),
	.datab(!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [2]),
	.datac(!\cpu_datapath|stage_EX|CMP|Equal0~3_combout ),
	.datad(!\cpu_datapath|sreg_ID_EX|ctrl.cmpop [1]),
	.datae(!\cpu_datapath|stage_EX|CMP|LessThan0~1_combout ),
	.dataf(!\cpu_datapath|stage_EX|CMP|LessThan2~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_EX|CMP|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_EX|CMP|Selector0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_EX|CMP|Selector0~0 .lut_mask = 64'h6A2259226A115911;
defparam \cpu_datapath|stage_EX|CMP|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N37
dffeas \cpu_datapath|sreg_EX_MEM|br_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_EX|CMP|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|br_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|br_en .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|br_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N10
arriaii_lcell_comb \cpu_datapath|sreg_ID_EX|always0~0 (
// Equation(s):
// \cpu_datapath|sreg_ID_EX|always0~0_combout  = ( \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_EX_MEM|br_en~q  ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_EX_MEM|br_en~q  ) ) # ( 
// \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( !\cpu_datapath|sreg_EX_MEM|br_en~q  & ( (\rst~input_o ) # (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]) ) ) ) # ( !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( !\cpu_datapath|sreg_EX_MEM|br_en~q  & ( 
// \rst~input_o  ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.dataf(!\cpu_datapath|sreg_EX_MEM|br_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|always0~0 .extended_lut = "off";
defparam \cpu_datapath|sreg_ID_EX|always0~0 .lut_mask = 64'h33337777FFFFFFFF;
defparam \cpu_datapath|sreg_ID_EX|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \cpu_datapath|sreg_ID_EX|ctrl.opcode[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_IF_ID|rdata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.opcode[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N29
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.opcode[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.opcode [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.opcode[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N7
dffeas \cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|stage_ID|control_rom|Equal7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N3
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.pcmux_sel [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N2
arriaii_lcell_comb \cpu_datapath|sreg_EX_MEM|Selector5~1 (
// Equation(s):
// \cpu_datapath|sreg_EX_MEM|Selector5~1_combout  = ( \cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3] & ((\cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [0]) # (\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]))) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|Equal3~0_combout  & ( \cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [0] ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [2]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_EX_MEM|ctrl.opcode [3]),
	.datad(!\cpu_datapath|sreg_EX_MEM|ctrl.pcmux_sel [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|Selector5~1 .extended_lut = "off";
defparam \cpu_datapath|sreg_EX_MEM|Selector5~1 .lut_mask = 64'h00FF00FF050F050F;
defparam \cpu_datapath|sreg_EX_MEM|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N12
arriaii_lcell_comb \cpu_datapath|stage_IF|PC|data~5 (
// Equation(s):
// \cpu_datapath|stage_IF|PC|data~5_combout  = ( \cpu_datapath|stage_IF|load_pc~0_combout  & ( (!\cpu_datapath|stage_IF|Equal0~0_combout  & \cpu_datapath|sreg_EX_MEM|alu [0]) ) ) # ( !\cpu_datapath|stage_IF|load_pc~0_combout  & ( (!\inst_resp~input_o  & 
// (((\cpu_datapath|stage_IF|PC|data [0])))) # (\inst_resp~input_o  & (!\cpu_datapath|stage_IF|Equal0~0_combout  & (\cpu_datapath|sreg_EX_MEM|alu [0]))) ) )

	.dataa(!\cpu_datapath|stage_IF|Equal0~0_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|alu [0]),
	.datac(!\inst_resp~input_o ),
	.datad(!\cpu_datapath|stage_IF|PC|data [0]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_IF|load_pc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|PC|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data~5 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|PC|data~5 .lut_mask = 64'h02F202F222222222;
defparam \cpu_datapath|stage_IF|PC|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y24_N8
arriaii_lcell_comb \cpu_datapath|stage_IF|PC|data~0 (
// Equation(s):
// \cpu_datapath|stage_IF|PC|data~0_combout  = ( \cpu_datapath|stage_IF|PC|data [0] & ( \cpu_datapath|sreg_EX_MEM|Selector5~0_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout  & (!\cpu_datapath|stage_IF|Equal0~0_combout  & 
// !\cpu_datapath|stage_EX|CMP|Selector0~0_combout ))) # (\cpu_datapath|stage_IF|PC|data~5_combout ) ) ) ) # ( !\cpu_datapath|stage_IF|PC|data [0] & ( \cpu_datapath|sreg_EX_MEM|Selector5~0_combout  & ( (\cpu_datapath|stage_IF|PC|data~5_combout  & 
// ((\cpu_datapath|stage_EX|CMP|Selector0~0_combout ) # (\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ))) ) ) ) # ( \cpu_datapath|stage_IF|PC|data [0] & ( !\cpu_datapath|sreg_EX_MEM|Selector5~0_combout  & ( ((!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout  
// & !\cpu_datapath|stage_IF|Equal0~0_combout )) # (\cpu_datapath|stage_IF|PC|data~5_combout ) ) ) ) # ( !\cpu_datapath|stage_IF|PC|data [0] & ( !\cpu_datapath|sreg_EX_MEM|Selector5~0_combout  & ( (\cpu_datapath|sreg_EX_MEM|Selector5~1_combout  & 
// \cpu_datapath|stage_IF|PC|data~5_combout ) ) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|Selector5~1_combout ),
	.datab(!\cpu_datapath|stage_IF|Equal0~0_combout ),
	.datac(!\cpu_datapath|stage_IF|PC|data~5_combout ),
	.datad(!\cpu_datapath|stage_EX|CMP|Selector0~0_combout ),
	.datae(!\cpu_datapath|stage_IF|PC|data [0]),
	.dataf(!\cpu_datapath|sreg_EX_MEM|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_IF|PC|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data~0 .extended_lut = "off";
defparam \cpu_datapath|stage_IF|PC|data~0 .lut_mask = 64'h05058F8F050F8F0F;
defparam \cpu_datapath|stage_IF|PC|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \cpu_datapath|stage_IF|PC|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_IF|PC|data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|stage_IF|PC|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|stage_IF|PC|data[0] .is_wysiwyg = "true";
defparam \cpu_datapath|stage_IF|PC|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal2~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal2~0_combout  = ( \cpu_datapath|stage_ID|control_rom|Equal0~0_combout  & ( (!\cpu_datapath|sreg_IF_ID|rdata [5] & (!\cpu_datapath|sreg_IF_ID|rdata [4] & !\cpu_datapath|sreg_IF_ID|rdata [2])) ) )

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datab(gnd),
	.datac(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal2~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal2~0 .lut_mask = 64'h00000000A000A000;
defparam \cpu_datapath|stage_ID|control_rom|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \cpu_datapath|sreg_ID_EX|ctrl.data_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.data_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.data_read .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.data_read .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N19
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.data_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.data_read~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.data_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.data_read .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.data_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y23_N4
arriaii_lcell_comb \cpu_datapath|stage_ID|control_rom|Equal3~0 (
// Equation(s):
// \cpu_datapath|stage_ID|control_rom|Equal3~0_combout  = (\cpu_datapath|sreg_IF_ID|rdata [5] & (!\cpu_datapath|sreg_IF_ID|rdata [2] & (\cpu_datapath|stage_ID|control_rom|Equal0~0_combout  & !\cpu_datapath|sreg_IF_ID|rdata [4])))

	.dataa(!\cpu_datapath|sreg_IF_ID|rdata [5]),
	.datab(!\cpu_datapath|sreg_IF_ID|rdata [2]),
	.datac(!\cpu_datapath|stage_ID|control_rom|Equal0~0_combout ),
	.datad(!\cpu_datapath|sreg_IF_ID|rdata [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_ID|control_rom|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_ID|control_rom|Equal3~0 .extended_lut = "off";
defparam \cpu_datapath|stage_ID|control_rom|Equal3~0 .lut_mask = 64'h0400040004000400;
defparam \cpu_datapath|stage_ID|control_rom|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \cpu_datapath|sreg_ID_EX|ctrl.data_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_datapath|stage_ID|control_rom|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_datapath|sreg_ID_EX|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_ID_EX|ctrl.data_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_ID_EX|ctrl.data_write .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_ID_EX|ctrl.data_write .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N21
dffeas \cpu_datapath|sreg_EX_MEM|ctrl.data_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|ctrl.data_write~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|ctrl.data_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|ctrl.data_write .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|ctrl.data_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
arriaii_lcell_comb \cpu_datapath|stage_MEM|WideOr3~0 (
// Equation(s):
// \cpu_datapath|stage_MEM|WideOr3~0_combout  = ( \cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & ( (\cpu_datapath|stage_EX|ALU|Selector30~2_combout  & (\cpu_datapath|sreg_EX_MEM|Selector0~1_combout  & !\cpu_datapath|stage_EX|ALU|Selector31~4_combout )) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & ( (\cpu_datapath|sreg_EX_MEM|Selector0~1_combout  & ((\cpu_datapath|stage_EX|ALU|Selector31~4_combout ) # (\cpu_datapath|stage_EX|ALU|Selector30~2_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|Selector30~2_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector31~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|WideOr3~0 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|WideOr3~0 .lut_mask = 64'h1313131310101010;
defparam \cpu_datapath|stage_MEM|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \cpu_datapath|sreg_EX_MEM|rs2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[0] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N4
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[0]~0 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[0]~0_combout  = (!\cpu_datapath|stage_MEM|WideOr3~0_combout  & \cpu_datapath|sreg_EX_MEM|rs2 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datad(!\cpu_datapath|sreg_EX_MEM|rs2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[0]~0 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[0]~0 .lut_mask = 64'h00F000F000F000F0;
defparam \cpu_datapath|stage_MEM|wdata_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N33
dffeas \cpu_datapath|sreg_EX_MEM|rs2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[1] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N32
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[1]~1 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[1]~1_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [1] & ( !\cpu_datapath|stage_MEM|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [1]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[1]~1 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[1]~1 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N29
dffeas \cpu_datapath|sreg_EX_MEM|rs2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[2] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N28
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[2]~2 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[2]~2_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [2] & ( !\cpu_datapath|stage_MEM|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [2]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[2]~2 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[2]~2 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N19
dffeas \cpu_datapath|sreg_EX_MEM|rs2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[3] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[3]~3 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[3]~3_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [3] & ( !\cpu_datapath|stage_MEM|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [3]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[3]~3 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[3]~3 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \cpu_datapath|sreg_EX_MEM|rs2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[4] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N4
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[4]~4 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[4]~4_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [4] & ( !\cpu_datapath|stage_MEM|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [4]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[4]~4 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[4]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \cpu_datapath|sreg_EX_MEM|rs2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[5] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N2
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[5]~5 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[5]~5_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [5] & ( !\cpu_datapath|stage_MEM|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [5]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[5]~5 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[5]~5 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N39
dffeas \cpu_datapath|sreg_EX_MEM|rs2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[6] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N38
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[6]~6 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[6]~6_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [6] & ( !\cpu_datapath|stage_MEM|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [6]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[6]~6 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[6]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N27
dffeas \cpu_datapath|sreg_EX_MEM|rs2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[7] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N26
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[7]~7 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[7]~7_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [7] & ( !\cpu_datapath|stage_MEM|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [7]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[7]~7 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[7]~7 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N33
dffeas \cpu_datapath|sreg_EX_MEM|rs2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[8] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N26
arriaii_lcell_comb \cpu_datapath|stage_MEM|WideOr2~0 (
// Equation(s):
// \cpu_datapath|stage_MEM|WideOr2~0_combout  = ( \cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & ( (\cpu_datapath|stage_EX|ALU|Selector30~2_combout  & (\cpu_datapath|sreg_EX_MEM|Selector0~1_combout  & !\cpu_datapath|stage_EX|ALU|Selector31~4_combout )) ) ) # ( 
// !\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] & ( (\cpu_datapath|sreg_EX_MEM|Selector0~1_combout  & ((!\cpu_datapath|stage_EX|ALU|Selector31~4_combout ) # (\cpu_datapath|stage_EX|ALU|Selector30~2_combout ))) ) )

	.dataa(!\cpu_datapath|stage_EX|ALU|Selector30~2_combout ),
	.datab(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector31~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|WideOr2~0 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|WideOr2~0 .lut_mask = 64'h3131313110101010;
defparam \cpu_datapath|stage_MEM|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N32
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[8]~8 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[8]~8_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [8] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [8]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[8]~8 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[8]~8 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N23
dffeas \cpu_datapath|sreg_EX_MEM|rs2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[9] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N22
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[9]~9 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[9]~9_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [9] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [9]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[9]~9 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[9]~9 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N9
dffeas \cpu_datapath|sreg_EX_MEM|rs2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[10] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N8
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[10]~10 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[10]~10_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [10] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [10]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[10]~10 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[10]~10 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N31
dffeas \cpu_datapath|sreg_EX_MEM|rs2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[11] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N30
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[11]~11 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[11]~11_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [11] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [11]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[11]~11 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[11]~11 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N17
dffeas \cpu_datapath|sreg_EX_MEM|rs2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[12] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N16
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[12]~12 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[12]~12_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [12] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [12]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[12]~12 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[12]~12 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N39
dffeas \cpu_datapath|sreg_EX_MEM|rs2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[13] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N38
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[13]~13 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[13]~13_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [13] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [13]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[13]~13 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[13]~13 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N25
dffeas \cpu_datapath|sreg_EX_MEM|rs2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[14] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N24
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[14]~14 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[14]~14_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [14] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [14]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[14]~14 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[14]~14 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y22_N15
dffeas \cpu_datapath|sreg_EX_MEM|rs2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[15] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y22_N14
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[15]~15 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[15]~15_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [15] & ( !\cpu_datapath|stage_MEM|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [15]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[15]~15 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[15]~15 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N11
dffeas \cpu_datapath|sreg_EX_MEM|rs2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[16] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N36
arriaii_lcell_comb \cpu_datapath|stage_MEM|WideOr1~0 (
// Equation(s):
// \cpu_datapath|stage_MEM|WideOr1~0_combout  = ( \cpu_datapath|sreg_EX_MEM|Selector0~1_combout  & ( (!\cpu_datapath|stage_EX|ALU|Selector31~4_combout  & ((!\cpu_datapath|stage_EX|ALU|Selector30~2_combout ))) # 
// (\cpu_datapath|stage_EX|ALU|Selector31~4_combout  & ((!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]) # (\cpu_datapath|stage_EX|ALU|Selector30~2_combout ))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datab(!\cpu_datapath|stage_EX|ALU|Selector31~4_combout ),
	.datac(!\cpu_datapath|stage_EX|ALU|Selector30~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|WideOr1~0 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|WideOr1~0 .lut_mask = 64'h00000000E3E3E3E3;
defparam \cpu_datapath|stage_MEM|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N10
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[16]~16 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[16]~16_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [16] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [16]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[16]~16 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[16]~16 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N29
dffeas \cpu_datapath|sreg_EX_MEM|rs2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[17] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N28
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[17]~17 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[17]~17_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [17] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [17]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[17]~17 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[17]~17 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N35
dffeas \cpu_datapath|sreg_EX_MEM|rs2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[18] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N34
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[18]~18 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[18]~18_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [18] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [18]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[18]~18 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[18]~18 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N21
dffeas \cpu_datapath|sreg_EX_MEM|rs2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[19] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N20
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[19]~19 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[19]~19_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [19] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [19]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[19]~19 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[19]~19 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \cpu_datapath|sreg_EX_MEM|rs2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[20] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N24
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[20]~20 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[20]~20_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [20] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [20]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[20]~20 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[20]~20 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N39
dffeas \cpu_datapath|sreg_EX_MEM|rs2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[21] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N38
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[21]~21 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[21]~21_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [21] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [21]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[21]~21 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[21]~21 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N17
dffeas \cpu_datapath|sreg_EX_MEM|rs2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[22] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N16
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[22]~22 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[22]~22_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [22] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [22]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[22]~22 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[22]~22 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y24_N15
dffeas \cpu_datapath|sreg_EX_MEM|rs2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[23] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X44_Y24_N14
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[23]~23 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[23]~23_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [23] & ( !\cpu_datapath|stage_MEM|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [23]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[23]~23 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[23]~23 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \cpu_datapath|sreg_EX_MEM|rs2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[24] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N38
arriaii_lcell_comb \cpu_datapath|stage_MEM|WideOr0~0 (
// Equation(s):
// \cpu_datapath|stage_MEM|WideOr0~0_combout  = ( \cpu_datapath|stage_EX|ALU|Selector30~2_combout  & ( (\cpu_datapath|sreg_EX_MEM|Selector0~1_combout  & (!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0] $ (\cpu_datapath|stage_EX|ALU|Selector31~4_combout ))) ) ) # 
// ( !\cpu_datapath|stage_EX|ALU|Selector30~2_combout  & ( (\cpu_datapath|sreg_EX_MEM|Selector0~1_combout  & ((!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]) # (!\cpu_datapath|stage_EX|ALU|Selector31~4_combout ))) ) )

	.dataa(!\cpu_datapath|sreg_EX_MEM|ctrl.funct3 [0]),
	.datab(!\cpu_datapath|stage_EX|ALU|Selector31~4_combout ),
	.datac(!\cpu_datapath|sreg_EX_MEM|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_datapath|stage_EX|ALU|Selector30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|WideOr0~0 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|WideOr0~0 .lut_mask = 64'h0E0E0E0E09090909;
defparam \cpu_datapath|stage_MEM|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N10
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[24]~24 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[24]~24_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [24] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [24]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[24]~24 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[24]~24 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N37
dffeas \cpu_datapath|sreg_EX_MEM|rs2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[25] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[25]~25 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[25]~25_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [25] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [25]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[25]~25 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[25]~25 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N27
dffeas \cpu_datapath|sreg_EX_MEM|rs2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[26] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N26
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[26]~26 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[26]~26_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [26] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [26]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[26]~26 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[26]~26 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \cpu_datapath|sreg_EX_MEM|rs2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[27] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[27]~27 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[27]~27_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [27] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [27]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[27]~27 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[27]~27 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N33
dffeas \cpu_datapath|sreg_EX_MEM|rs2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[28] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N32
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[28]~28 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[28]~28_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [28] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [28]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[28]~28 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[28]~28 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N7
dffeas \cpu_datapath|sreg_EX_MEM|rs2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[29] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N6
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[29]~29 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[29]~29_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [29] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [29]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[29]~29 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[29]~29 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N35
dffeas \cpu_datapath|sreg_EX_MEM|rs2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[30] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N34
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[30]~30 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[30]~30_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [30] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [30]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[30]~30 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[30]~30 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \cpu_datapath|sreg_EX_MEM|rs2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_datapath|sreg_ID_EX|rs1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_datapath|sreg_EX_MEM|rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_datapath|sreg_EX_MEM|rs2[31] .is_wysiwyg = "true";
defparam \cpu_datapath|sreg_EX_MEM|rs2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N18
arriaii_lcell_comb \cpu_datapath|stage_MEM|wdata_out[31]~31 (
// Equation(s):
// \cpu_datapath|stage_MEM|wdata_out[31]~31_combout  = ( \cpu_datapath|sreg_EX_MEM|rs2 [31] & ( !\cpu_datapath|stage_MEM|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_datapath|sreg_EX_MEM|rs2 [31]),
	.dataf(!\cpu_datapath|stage_MEM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_datapath|stage_MEM|wdata_out[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_datapath|stage_MEM|wdata_out[31]~31 .extended_lut = "off";
defparam \cpu_datapath|stage_MEM|wdata_out[31]~31 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_datapath|stage_MEM|wdata_out[31]~31 .shared_arith = "off";
// synopsys translate_on

assign inst_read = \inst_read~output_o ;

assign inst_addr[0] = \inst_addr[0]~output_o ;

assign inst_addr[1] = \inst_addr[1]~output_o ;

assign inst_addr[2] = \inst_addr[2]~output_o ;

assign inst_addr[3] = \inst_addr[3]~output_o ;

assign inst_addr[4] = \inst_addr[4]~output_o ;

assign inst_addr[5] = \inst_addr[5]~output_o ;

assign inst_addr[6] = \inst_addr[6]~output_o ;

assign inst_addr[7] = \inst_addr[7]~output_o ;

assign inst_addr[8] = \inst_addr[8]~output_o ;

assign inst_addr[9] = \inst_addr[9]~output_o ;

assign inst_addr[10] = \inst_addr[10]~output_o ;

assign inst_addr[11] = \inst_addr[11]~output_o ;

assign inst_addr[12] = \inst_addr[12]~output_o ;

assign inst_addr[13] = \inst_addr[13]~output_o ;

assign inst_addr[14] = \inst_addr[14]~output_o ;

assign inst_addr[15] = \inst_addr[15]~output_o ;

assign inst_addr[16] = \inst_addr[16]~output_o ;

assign inst_addr[17] = \inst_addr[17]~output_o ;

assign inst_addr[18] = \inst_addr[18]~output_o ;

assign inst_addr[19] = \inst_addr[19]~output_o ;

assign inst_addr[20] = \inst_addr[20]~output_o ;

assign inst_addr[21] = \inst_addr[21]~output_o ;

assign inst_addr[22] = \inst_addr[22]~output_o ;

assign inst_addr[23] = \inst_addr[23]~output_o ;

assign inst_addr[24] = \inst_addr[24]~output_o ;

assign inst_addr[25] = \inst_addr[25]~output_o ;

assign inst_addr[26] = \inst_addr[26]~output_o ;

assign inst_addr[27] = \inst_addr[27]~output_o ;

assign inst_addr[28] = \inst_addr[28]~output_o ;

assign inst_addr[29] = \inst_addr[29]~output_o ;

assign inst_addr[30] = \inst_addr[30]~output_o ;

assign inst_addr[31] = \inst_addr[31]~output_o ;

assign data_read = \data_read~output_o ;

assign data_write = \data_write~output_o ;

assign data_mbe[0] = \data_mbe[0]~output_o ;

assign data_mbe[1] = \data_mbe[1]~output_o ;

assign data_mbe[2] = \data_mbe[2]~output_o ;

assign data_mbe[3] = \data_mbe[3]~output_o ;

assign data_addr[0] = \data_addr[0]~output_o ;

assign data_addr[1] = \data_addr[1]~output_o ;

assign data_addr[2] = \data_addr[2]~output_o ;

assign data_addr[3] = \data_addr[3]~output_o ;

assign data_addr[4] = \data_addr[4]~output_o ;

assign data_addr[5] = \data_addr[5]~output_o ;

assign data_addr[6] = \data_addr[6]~output_o ;

assign data_addr[7] = \data_addr[7]~output_o ;

assign data_addr[8] = \data_addr[8]~output_o ;

assign data_addr[9] = \data_addr[9]~output_o ;

assign data_addr[10] = \data_addr[10]~output_o ;

assign data_addr[11] = \data_addr[11]~output_o ;

assign data_addr[12] = \data_addr[12]~output_o ;

assign data_addr[13] = \data_addr[13]~output_o ;

assign data_addr[14] = \data_addr[14]~output_o ;

assign data_addr[15] = \data_addr[15]~output_o ;

assign data_addr[16] = \data_addr[16]~output_o ;

assign data_addr[17] = \data_addr[17]~output_o ;

assign data_addr[18] = \data_addr[18]~output_o ;

assign data_addr[19] = \data_addr[19]~output_o ;

assign data_addr[20] = \data_addr[20]~output_o ;

assign data_addr[21] = \data_addr[21]~output_o ;

assign data_addr[22] = \data_addr[22]~output_o ;

assign data_addr[23] = \data_addr[23]~output_o ;

assign data_addr[24] = \data_addr[24]~output_o ;

assign data_addr[25] = \data_addr[25]~output_o ;

assign data_addr[26] = \data_addr[26]~output_o ;

assign data_addr[27] = \data_addr[27]~output_o ;

assign data_addr[28] = \data_addr[28]~output_o ;

assign data_addr[29] = \data_addr[29]~output_o ;

assign data_addr[30] = \data_addr[30]~output_o ;

assign data_addr[31] = \data_addr[31]~output_o ;

assign data_wdata[0] = \data_wdata[0]~output_o ;

assign data_wdata[1] = \data_wdata[1]~output_o ;

assign data_wdata[2] = \data_wdata[2]~output_o ;

assign data_wdata[3] = \data_wdata[3]~output_o ;

assign data_wdata[4] = \data_wdata[4]~output_o ;

assign data_wdata[5] = \data_wdata[5]~output_o ;

assign data_wdata[6] = \data_wdata[6]~output_o ;

assign data_wdata[7] = \data_wdata[7]~output_o ;

assign data_wdata[8] = \data_wdata[8]~output_o ;

assign data_wdata[9] = \data_wdata[9]~output_o ;

assign data_wdata[10] = \data_wdata[10]~output_o ;

assign data_wdata[11] = \data_wdata[11]~output_o ;

assign data_wdata[12] = \data_wdata[12]~output_o ;

assign data_wdata[13] = \data_wdata[13]~output_o ;

assign data_wdata[14] = \data_wdata[14]~output_o ;

assign data_wdata[15] = \data_wdata[15]~output_o ;

assign data_wdata[16] = \data_wdata[16]~output_o ;

assign data_wdata[17] = \data_wdata[17]~output_o ;

assign data_wdata[18] = \data_wdata[18]~output_o ;

assign data_wdata[19] = \data_wdata[19]~output_o ;

assign data_wdata[20] = \data_wdata[20]~output_o ;

assign data_wdata[21] = \data_wdata[21]~output_o ;

assign data_wdata[22] = \data_wdata[22]~output_o ;

assign data_wdata[23] = \data_wdata[23]~output_o ;

assign data_wdata[24] = \data_wdata[24]~output_o ;

assign data_wdata[25] = \data_wdata[25]~output_o ;

assign data_wdata[26] = \data_wdata[26]~output_o ;

assign data_wdata[27] = \data_wdata[27]~output_o ;

assign data_wdata[28] = \data_wdata[28]~output_o ;

assign data_wdata[29] = \data_wdata[29]~output_o ;

assign data_wdata[30] = \data_wdata[30]~output_o ;

assign data_wdata[31] = \data_wdata[31]~output_o ;

endmodule
