module top_module(
    input clk,
    input load,
    input [255:0] data,
    output reg [255:0] q ); 
    reg [255:0] q_next;
    always @(posedge clk)begin
        if(load)begin
            q <= data;
        end
        else if(~load)begin
            q <= q_next;
        end
    end
    integer i, j, k, m;
    always @(*)begin
        for(i=0; i<16; i=i+1)begin
            for(j=0; j<16; j=j+1)begin
                
            end
        end
    end
endmodule
