# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 12:42:44  August 26, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sramdisplay_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY top_module
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:42:44  AUGUST 26, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VHDL_FILE sramdisplay.vhd
set_global_assignment -name VHDL_FILE seg7.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1
set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1
set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1
set_global_assignment -name SLD_INFO "QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355" -entity sram1 -library sram1
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity sram1 -library sram1
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity sram1 -library sram1
set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -name IP_COMPONENT_NAME "c3JhbTE=" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "c3JhbTE=" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MTcyNDY1MTM1NQ==::QXV0byBHRU5FUkFUSU9OX0lE" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBJViBF::QXV0byBERVZJQ0VfRkFNSUxZ" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::RVA0Q0UxMTVGMjlDNw==::QXV0byBERVZJQ0U=" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::Nw==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ==" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfRE9NQUlO::LTE=::QXV0byBDTE9DS19ET01BSU4=" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4=" -entity sram1 -library sram1
set_global_assignment -name IP_COMPONENT_NAME c3JhbTFfc3JhbV8w -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME U1JBTSBDb250cm9sbGVy -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_AUTHOR "SW50ZWwgRlBHQSBVbml2ZXJzaXR5IFByb2dyYW0=" -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_VERSION "MTguMA==" -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_DESCRIPTION U1JBTSBDb250cm9sbGVyIGZvciBERS1zZXJpZXMgQm9hcmRz -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "Ym9hcmQ=::REUyLTExNQ==::REUtU2VyaWVzIEJvYXJk" -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "cGl4ZWxfYnVmZmVy::ZmFsc2U=::VXNlIGFzIGEgcGl4ZWwgYnVmZmVyIGZvciB2aWRlbyBvdXQ=" -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBJViBF::QXV0byBERVZJQ0VfRkFNSUxZ" -entity sram1_sram_0 -library sram1
set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::MA==::QXV0byBDTE9DS19SQVRF" -entity sram1_sram_0 -library sram1
set_location_assignment PIN_Y2 -to clk
set_global_assignment -name VHDL_FILE memcontroller.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "2.5 V" -to clk
set_global_assignment -name VHDL_FILE top_module.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top