# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multiplexer.srcs/sources_1/new/multiplexer_3bit_4to1.vhd" \
"../../../../multiplexer.srcs/sim_1/new/tb_multiplexer_3bit_4to1.vhd" \

# Do not sort compile order
nosort
