$date
	Sat Oct 31 11:45:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! Ex [12:0] $end
$var reg 7 " In [6:0] $end
$var reg 1 # enable $end
$scope module a $end
$var wire 7 $ In [6:0] $end
$var wire 1 # enable $end
$var reg 13 % Ex [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
bx "
bx !
$end
#1
b0 !
b0 %
b101010 "
b101010 $
0#
#3
1#
#5
b101 "
b101 $
#7
b1000000001000 !
b1000000001000 %
bx0 "
bx0 $
#9
b100000001000 !
b100000001000 %
b1x1 "
b1x1 $
#11
b1000000001000 !
b1000000001000 %
b0x1 "
b0x1 $
#13
b1000000001000 !
b1000000001000 %
b11x1 "
b11x1 $
#15
b100000001000 !
b100000001000 %
b10x1 "
b10x1 $
#17
b1001000010 !
b1001000010 %
b10xx1 "
b10xx1 $
#19
b1001001100000 !
b1001001100000 %
b11xx1 "
b11xx1 $
#21
b11010000010 !
b11010000010 %
b100xx1 "
b100xx1 $
#23
b1011010000100 !
b1011010000100 %
b101xx1 "
b101xx1 $
#25
b1011010100000 !
b1011010100000 %
b110xx1 "
b110xx1 $
#27
b1000000111000 !
b1000000111000 %
b111xx1 "
b111xx1 $
#29
b100000001000 !
b100000001000 %
b1000x11 "
b1000x11 $
#31
b1000000001000 !
b1000000001000 %
b1000x01 "
b1000x01 $
#33
b1000000001000 !
b1000000001000 %
b1001x11 "
b1001x11 $
#35
b100000001000 !
b100000001000 %
b1001x01 "
b1001x01 $
#37
b0 !
b0 %
b1010xx1 "
b1010xx1 $
#39
b11011000010 !
b11011000010 %
b1011xx1 "
b1011xx1 $
#41
b1011011100000 !
b1011011100000 %
b1100xx1 "
b1100xx1 $
#43
b100000001000 !
b100000001000 %
b1101xx1 "
b1101xx1 $
#45
b1000 !
b1000 %
b1110xx1 "
b1110xx1 $
#47
b0 !
b0 %
0#
#49
b1101011 "
b1101011 $
1#
#51
b11x1x01 "
b11x1x01 $
#53
b1xx1xx1 "
b1xx1xx1 $
#55
b1x10xx1 "
b1x10xx1 $
#57
b10x10x1 "
b10x10x1 $
#59
bx10xx1 "
bx10xx1 $
#61
b0xx1 "
b0xx1 $
