// Seed: 2751885570
module module_0;
  assign id_1 = id_1;
  wor id_2, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3
  );
  id_4 :
  assert property (@(1) ((1) < 1)) begin : LABEL_0
  end
  always_ff id_2 = id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    output tri0 id_0
);
  assign id_0 = id_2 && id_2 ? id_2 : id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  wire id_17, id_18;
  wire id_19;
  id_20 :
  assert property (@(posedge 1) id_20);
  wire id_21;
  wire id_22;
  assign id_20 = id_10;
endmodule
