// Seed: 2244860037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_3 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd74
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  wire id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4
  );
  initial begin : LABEL_0
    begin : LABEL_1
      if (1) begin : LABEL_2
        $signed(82);
        ;
      end
    end
  end
endmodule
