WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500108 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000108 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250109 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250109 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8774008 heartbeat IPC: 2.65 cumulative IPC: 1.981 (Simulation time: 00 hr 01 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_42.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 13951802 heartbeat IPC: 1.931 cumulative IPC: 1.948 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 18993999 heartbeat IPC: 1.983 cumulative IPC: 1.962 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 24046203 heartbeat IPC: 1.979 cumulative IPC: 1.967 (Simulation time: 00 hr 02 min 35 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_42.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 29219601 heartbeat IPC: 1.933 cumulative IPC: 1.959 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 34262659 heartbeat IPC: 1.983 cumulative IPC: 1.963 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 39314661 heartbeat IPC: 1.979 cumulative IPC: 1.966 (Simulation time: 00 hr 04 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_42.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 44493558 heartbeat IPC: 1.931 cumulative IPC: 1.961 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 49527279 heartbeat IPC: 1.987 cumulative IPC: 1.964 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 54581170 heartbeat IPC: 1.979 cumulative IPC: 1.966 (Simulation time: 00 hr 05 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_42.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 50868726 cumulative IPC: 1.966 (Simulation time: 00 hr 05 min 51 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 50868726 cumulative IPC: 1.966 (Simulation time: 00 hr 05 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_42.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.966 instructions: 100000003 cycles: 50868726
CPU 0 Branch Prediction Accuracy: 93.62% MPKI: 12.21 Average ROB Occupancy at Mispredict: 21.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.21
BRANCH_CONDITIONAL: 4.48
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 1.52
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:         66 HIT:          0 MISS:         66
LLC LOAD         ACCESS:         66 HIT:          0 MISS:         66
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 74.8 cycles
cpu0_DTLB TOTAL        ACCESS:   24926024 HIT:   24307350 MISS:     618674
cpu0_DTLB LOAD         ACCESS:   24926024 HIT:   24307350 MISS:     618674
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.228 cycles
cpu0_ITLB TOTAL        ACCESS:    4527821 HIT:    4196341 MISS:     331480
cpu0_ITLB LOAD         ACCESS:    4527821 HIT:    4196341 MISS:     331480
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.305 cycles
cpu0_L1D TOTAL        ACCESS:   31661544 HIT:   31589063 MISS:      72481
cpu0_L1D LOAD         ACCESS:   19637555 HIT:   19570116 MISS:      67439
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   12023988 HIT:   12018947 MISS:       5041
cpu0_L1D TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.763 cycles
cpu0_L1I TOTAL        ACCESS:    5196297 HIT:    4299794 MISS:     896503
cpu0_L1I LOAD         ACCESS:    5196297 HIT:    4299794 MISS:     896503
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.024 cycles
cpu0_L2C TOTAL        ACCESS:     739362 HIT:     739296 MISS:         66
cpu0_L2C LOAD         ACCESS:     730447 HIT:     730381 MISS:         66
cpu0_L2C RFO          ACCESS:       2148 HIT:       2148 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6766 HIT:       6766 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          1 HIT:          1 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 95.8 cycles
cpu0_STLB TOTAL        ACCESS:     558192 HIT:     558191 MISS:          1
cpu0_STLB LOAD         ACCESS:     558192 HIT:     558191 MISS:          1
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 217 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         58
  ROW_BUFFER_MISS:          8
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
