// Seed: 3916148901
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  tri0  id_3
    , id_16,
    input  uwire id_4,
    output tri0  id_5,
    input  wire  id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    output wand  id_10
    , id_17,
    input  tri0  id_11,
    output wire  id_12,
    input  wand  id_13,
    input  wire  id_14
);
  logic ["" : ~  1] id_18;
  assign id_18 = id_13;
  assign id_10 = id_0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    inout supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    output wand id_11,
    input wand id_12,
    input tri0 id_13,
    input tri id_14,
    input tri0 id_15,
    output tri1 id_16
);
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_2,
      id_5,
      id_1,
      id_16,
      id_13,
      id_12,
      id_2,
      id_7,
      id_16,
      id_9,
      id_11,
      id_12,
      id_1
  );
  assign modCall_1.id_14 = 0;
endmodule
