<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › atmel-ssc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>atmel-ssc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __INCLUDE_ATMEL_SSC_H</span>
<span class="cp">#define __INCLUDE_ATMEL_SSC_H</span>

<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>

<span class="k">struct</span> <span class="n">ssc_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">list</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span>	<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">user</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ssc_device</span> <span class="o">*</span> <span class="n">__must_check</span> <span class="n">ssc_request</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ssc_num</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ssc_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssc_device</span> <span class="o">*</span><span class="n">ssc</span><span class="p">);</span>

<span class="cm">/* SSC register offsets */</span>

<span class="cm">/* SSC Control Register */</span>
<span class="cp">#define SSC_CR				0x00000000</span>
<span class="cp">#define SSC_CR_RXDIS_SIZE			 1</span>
<span class="cp">#define SSC_CR_RXDIS_OFFSET			 1</span>
<span class="cp">#define SSC_CR_RXEN_SIZE			 1</span>
<span class="cp">#define SSC_CR_RXEN_OFFSET			 0</span>
<span class="cp">#define SSC_CR_SWRST_SIZE			 1</span>
<span class="cp">#define SSC_CR_SWRST_OFFSET			15</span>
<span class="cp">#define SSC_CR_TXDIS_SIZE			 1</span>
<span class="cp">#define SSC_CR_TXDIS_OFFSET			 9</span>
<span class="cp">#define SSC_CR_TXEN_SIZE			 1</span>
<span class="cp">#define SSC_CR_TXEN_OFFSET			 8</span>

<span class="cm">/* SSC Clock Mode Register */</span>
<span class="cp">#define SSC_CMR				0x00000004</span>
<span class="cp">#define SSC_CMR_DIV_SIZE			12</span>
<span class="cp">#define SSC_CMR_DIV_OFFSET			 0</span>

<span class="cm">/* SSC Receive Clock Mode Register */</span>
<span class="cp">#define SSC_RCMR			0x00000010</span>
<span class="cp">#define SSC_RCMR_CKG_SIZE			 2</span>
<span class="cp">#define SSC_RCMR_CKG_OFFSET			 6</span>
<span class="cp">#define SSC_RCMR_CKI_SIZE			 1</span>
<span class="cp">#define SSC_RCMR_CKI_OFFSET			 5</span>
<span class="cp">#define SSC_RCMR_CKO_SIZE			 3</span>
<span class="cp">#define SSC_RCMR_CKO_OFFSET			 2</span>
<span class="cp">#define SSC_RCMR_CKS_SIZE			 2</span>
<span class="cp">#define SSC_RCMR_CKS_OFFSET			 0</span>
<span class="cp">#define SSC_RCMR_PERIOD_SIZE			 8</span>
<span class="cp">#define SSC_RCMR_PERIOD_OFFSET			24</span>
<span class="cp">#define SSC_RCMR_START_SIZE			 4</span>
<span class="cp">#define SSC_RCMR_START_OFFSET			 8</span>
<span class="cp">#define SSC_RCMR_STOP_SIZE			 1</span>
<span class="cp">#define SSC_RCMR_STOP_OFFSET			12</span>
<span class="cp">#define SSC_RCMR_STTDLY_SIZE			 8</span>
<span class="cp">#define SSC_RCMR_STTDLY_OFFSET			16</span>

<span class="cm">/* SSC Receive Frame Mode Register */</span>
<span class="cp">#define SSC_RFMR			0x00000014</span>
<span class="cp">#define SSC_RFMR_DATLEN_SIZE			 5</span>
<span class="cp">#define SSC_RFMR_DATLEN_OFFSET			 0</span>
<span class="cp">#define SSC_RFMR_DATNB_SIZE			 4</span>
<span class="cp">#define SSC_RFMR_DATNB_OFFSET			 8</span>
<span class="cp">#define SSC_RFMR_FSEDGE_SIZE			 1</span>
<span class="cp">#define SSC_RFMR_FSEDGE_OFFSET			24</span>
<span class="cp">#define SSC_RFMR_FSLEN_SIZE			 4</span>
<span class="cp">#define SSC_RFMR_FSLEN_OFFSET			16</span>
<span class="cp">#define SSC_RFMR_FSOS_SIZE			 4</span>
<span class="cp">#define SSC_RFMR_FSOS_OFFSET			20</span>
<span class="cp">#define SSC_RFMR_LOOP_SIZE			 1</span>
<span class="cp">#define SSC_RFMR_LOOP_OFFSET			 5</span>
<span class="cp">#define SSC_RFMR_MSBF_SIZE			 1</span>
<span class="cp">#define SSC_RFMR_MSBF_OFFSET			 7</span>

<span class="cm">/* SSC Transmit Clock Mode Register */</span>
<span class="cp">#define SSC_TCMR			0x00000018</span>
<span class="cp">#define SSC_TCMR_CKG_SIZE			 2</span>
<span class="cp">#define SSC_TCMR_CKG_OFFSET			 6</span>
<span class="cp">#define SSC_TCMR_CKI_SIZE			 1</span>
<span class="cp">#define SSC_TCMR_CKI_OFFSET			 5</span>
<span class="cp">#define SSC_TCMR_CKO_SIZE			 3</span>
<span class="cp">#define SSC_TCMR_CKO_OFFSET			 2</span>
<span class="cp">#define SSC_TCMR_CKS_SIZE			 2</span>
<span class="cp">#define SSC_TCMR_CKS_OFFSET			 0</span>
<span class="cp">#define SSC_TCMR_PERIOD_SIZE			 8</span>
<span class="cp">#define SSC_TCMR_PERIOD_OFFSET			24</span>
<span class="cp">#define SSC_TCMR_START_SIZE			 4</span>
<span class="cp">#define SSC_TCMR_START_OFFSET			 8</span>
<span class="cp">#define SSC_TCMR_STTDLY_SIZE			 8</span>
<span class="cp">#define SSC_TCMR_STTDLY_OFFSET			16</span>

<span class="cm">/* SSC Transmit Frame Mode Register */</span>
<span class="cp">#define SSC_TFMR			0x0000001c</span>
<span class="cp">#define SSC_TFMR_DATDEF_SIZE			 1</span>
<span class="cp">#define SSC_TFMR_DATDEF_OFFSET			 5</span>
<span class="cp">#define SSC_TFMR_DATLEN_SIZE			 5</span>
<span class="cp">#define SSC_TFMR_DATLEN_OFFSET			 0</span>
<span class="cp">#define SSC_TFMR_DATNB_SIZE			 4</span>
<span class="cp">#define SSC_TFMR_DATNB_OFFSET			 8</span>
<span class="cp">#define SSC_TFMR_FSDEN_SIZE			 1</span>
<span class="cp">#define SSC_TFMR_FSDEN_OFFSET			23</span>
<span class="cp">#define SSC_TFMR_FSEDGE_SIZE			 1</span>
<span class="cp">#define SSC_TFMR_FSEDGE_OFFSET			24</span>
<span class="cp">#define SSC_TFMR_FSLEN_SIZE			 4</span>
<span class="cp">#define SSC_TFMR_FSLEN_OFFSET			16</span>
<span class="cp">#define SSC_TFMR_FSOS_SIZE			 3</span>
<span class="cp">#define SSC_TFMR_FSOS_OFFSET			20</span>
<span class="cp">#define SSC_TFMR_MSBF_SIZE			 1</span>
<span class="cp">#define SSC_TFMR_MSBF_OFFSET			 7</span>

<span class="cm">/* SSC Receive Hold Register */</span>
<span class="cp">#define SSC_RHR				0x00000020</span>
<span class="cp">#define SSC_RHR_RDAT_SIZE			32</span>
<span class="cp">#define SSC_RHR_RDAT_OFFSET			 0</span>

<span class="cm">/* SSC Transmit Hold Register */</span>
<span class="cp">#define SSC_THR				0x00000024</span>
<span class="cp">#define SSC_THR_TDAT_SIZE			32</span>
<span class="cp">#define SSC_THR_TDAT_OFFSET			 0</span>

<span class="cm">/* SSC Receive Sync. Holding Register */</span>
<span class="cp">#define SSC_RSHR			0x00000030</span>
<span class="cp">#define SSC_RSHR_RSDAT_SIZE			16</span>
<span class="cp">#define SSC_RSHR_RSDAT_OFFSET			 0</span>

<span class="cm">/* SSC Transmit Sync. Holding Register */</span>
<span class="cp">#define SSC_TSHR			0x00000034</span>
<span class="cp">#define SSC_TSHR_TSDAT_SIZE			16</span>
<span class="cp">#define SSC_TSHR_RSDAT_OFFSET			 0</span>

<span class="cm">/* SSC Receive Compare 0 Register */</span>
<span class="cp">#define SSC_RC0R			0x00000038</span>
<span class="cp">#define SSC_RC0R_CP0_SIZE			16</span>
<span class="cp">#define SSC_RC0R_CP0_OFFSET			 0</span>

<span class="cm">/* SSC Receive Compare 1 Register */</span>
<span class="cp">#define SSC_RC1R			0x0000003c</span>
<span class="cp">#define SSC_RC1R_CP1_SIZE			16</span>
<span class="cp">#define SSC_RC1R_CP1_OFFSET			 0</span>

<span class="cm">/* SSC Status Register */</span>
<span class="cp">#define SSC_SR				0x00000040</span>
<span class="cp">#define SSC_SR_CP0_SIZE				 1</span>
<span class="cp">#define SSC_SR_CP0_OFFSET			 8</span>
<span class="cp">#define SSC_SR_CP1_SIZE				 1</span>
<span class="cp">#define SSC_SR_CP1_OFFSET			 9</span>
<span class="cp">#define SSC_SR_ENDRX_SIZE			 1</span>
<span class="cp">#define SSC_SR_ENDRX_OFFSET			 6</span>
<span class="cp">#define SSC_SR_ENDTX_SIZE			 1</span>
<span class="cp">#define SSC_SR_ENDTX_OFFSET			 2</span>
<span class="cp">#define SSC_SR_OVRUN_SIZE			 1</span>
<span class="cp">#define SSC_SR_OVRUN_OFFSET			 5</span>
<span class="cp">#define SSC_SR_RXBUFF_SIZE			 1</span>
<span class="cp">#define SSC_SR_RXBUFF_OFFSET			 7</span>
<span class="cp">#define SSC_SR_RXEN_SIZE			 1</span>
<span class="cp">#define SSC_SR_RXEN_OFFSET			17</span>
<span class="cp">#define SSC_SR_RXRDY_SIZE			 1</span>
<span class="cp">#define SSC_SR_RXRDY_OFFSET			 4</span>
<span class="cp">#define SSC_SR_RXSYN_SIZE			 1</span>
<span class="cp">#define SSC_SR_RXSYN_OFFSET			11</span>
<span class="cp">#define SSC_SR_TXBUFE_SIZE			 1</span>
<span class="cp">#define SSC_SR_TXBUFE_OFFSET			 3</span>
<span class="cp">#define SSC_SR_TXEMPTY_SIZE			 1</span>
<span class="cp">#define SSC_SR_TXEMPTY_OFFSET			 1</span>
<span class="cp">#define SSC_SR_TXEN_SIZE			 1</span>
<span class="cp">#define SSC_SR_TXEN_OFFSET			16</span>
<span class="cp">#define SSC_SR_TXRDY_SIZE			 1</span>
<span class="cp">#define SSC_SR_TXRDY_OFFSET			 0</span>
<span class="cp">#define SSC_SR_TXSYN_SIZE			 1</span>
<span class="cp">#define SSC_SR_TXSYN_OFFSET			10</span>

<span class="cm">/* SSC Interrupt Enable Register */</span>
<span class="cp">#define SSC_IER				0x00000044</span>
<span class="cp">#define SSC_IER_CP0_SIZE			 1</span>
<span class="cp">#define SSC_IER_CP0_OFFSET			 8</span>
<span class="cp">#define SSC_IER_CP1_SIZE			 1</span>
<span class="cp">#define SSC_IER_CP1_OFFSET			 9</span>
<span class="cp">#define SSC_IER_ENDRX_SIZE			 1</span>
<span class="cp">#define SSC_IER_ENDRX_OFFSET			 6</span>
<span class="cp">#define SSC_IER_ENDTX_SIZE			 1</span>
<span class="cp">#define SSC_IER_ENDTX_OFFSET			 2</span>
<span class="cp">#define SSC_IER_OVRUN_SIZE			 1</span>
<span class="cp">#define SSC_IER_OVRUN_OFFSET			 5</span>
<span class="cp">#define SSC_IER_RXBUFF_SIZE			 1</span>
<span class="cp">#define SSC_IER_RXBUFF_OFFSET			 7</span>
<span class="cp">#define SSC_IER_RXRDY_SIZE			 1</span>
<span class="cp">#define SSC_IER_RXRDY_OFFSET			 4</span>
<span class="cp">#define SSC_IER_RXSYN_SIZE			 1</span>
<span class="cp">#define SSC_IER_RXSYN_OFFSET			11</span>
<span class="cp">#define SSC_IER_TXBUFE_SIZE			 1</span>
<span class="cp">#define SSC_IER_TXBUFE_OFFSET			 3</span>
<span class="cp">#define SSC_IER_TXEMPTY_SIZE			 1</span>
<span class="cp">#define SSC_IER_TXEMPTY_OFFSET			 1</span>
<span class="cp">#define SSC_IER_TXRDY_SIZE			 1</span>
<span class="cp">#define SSC_IER_TXRDY_OFFSET			 0</span>
<span class="cp">#define SSC_IER_TXSYN_SIZE			 1</span>
<span class="cp">#define SSC_IER_TXSYN_OFFSET			10</span>

<span class="cm">/* SSC Interrupt Disable Register */</span>
<span class="cp">#define SSC_IDR				0x00000048</span>
<span class="cp">#define SSC_IDR_CP0_SIZE			 1</span>
<span class="cp">#define SSC_IDR_CP0_OFFSET			 8</span>
<span class="cp">#define SSC_IDR_CP1_SIZE			 1</span>
<span class="cp">#define SSC_IDR_CP1_OFFSET			 9</span>
<span class="cp">#define SSC_IDR_ENDRX_SIZE			 1</span>
<span class="cp">#define SSC_IDR_ENDRX_OFFSET			 6</span>
<span class="cp">#define SSC_IDR_ENDTX_SIZE			 1</span>
<span class="cp">#define SSC_IDR_ENDTX_OFFSET			 2</span>
<span class="cp">#define SSC_IDR_OVRUN_SIZE			 1</span>
<span class="cp">#define SSC_IDR_OVRUN_OFFSET			 5</span>
<span class="cp">#define SSC_IDR_RXBUFF_SIZE			 1</span>
<span class="cp">#define SSC_IDR_RXBUFF_OFFSET			 7</span>
<span class="cp">#define SSC_IDR_RXRDY_SIZE			 1</span>
<span class="cp">#define SSC_IDR_RXRDY_OFFSET			 4</span>
<span class="cp">#define SSC_IDR_RXSYN_SIZE			 1</span>
<span class="cp">#define SSC_IDR_RXSYN_OFFSET			11</span>
<span class="cp">#define SSC_IDR_TXBUFE_SIZE			 1</span>
<span class="cp">#define SSC_IDR_TXBUFE_OFFSET			 3</span>
<span class="cp">#define SSC_IDR_TXEMPTY_SIZE			 1</span>
<span class="cp">#define SSC_IDR_TXEMPTY_OFFSET			 1</span>
<span class="cp">#define SSC_IDR_TXRDY_SIZE			 1</span>
<span class="cp">#define SSC_IDR_TXRDY_OFFSET			 0</span>
<span class="cp">#define SSC_IDR_TXSYN_SIZE			 1</span>
<span class="cp">#define SSC_IDR_TXSYN_OFFSET			10</span>

<span class="cm">/* SSC Interrupt Mask Register */</span>
<span class="cp">#define SSC_IMR				0x0000004c</span>
<span class="cp">#define SSC_IMR_CP0_SIZE			 1</span>
<span class="cp">#define SSC_IMR_CP0_OFFSET			 8</span>
<span class="cp">#define SSC_IMR_CP1_SIZE			 1</span>
<span class="cp">#define SSC_IMR_CP1_OFFSET			 9</span>
<span class="cp">#define SSC_IMR_ENDRX_SIZE			 1</span>
<span class="cp">#define SSC_IMR_ENDRX_OFFSET			 6</span>
<span class="cp">#define SSC_IMR_ENDTX_SIZE			 1</span>
<span class="cp">#define SSC_IMR_ENDTX_OFFSET			 2</span>
<span class="cp">#define SSC_IMR_OVRUN_SIZE			 1</span>
<span class="cp">#define SSC_IMR_OVRUN_OFFSET			 5</span>
<span class="cp">#define SSC_IMR_RXBUFF_SIZE			 1</span>
<span class="cp">#define SSC_IMR_RXBUFF_OFFSET			 7</span>
<span class="cp">#define SSC_IMR_RXRDY_SIZE			 1</span>
<span class="cp">#define SSC_IMR_RXRDY_OFFSET			 4</span>
<span class="cp">#define SSC_IMR_RXSYN_SIZE			 1</span>
<span class="cp">#define SSC_IMR_RXSYN_OFFSET			11</span>
<span class="cp">#define SSC_IMR_TXBUFE_SIZE			 1</span>
<span class="cp">#define SSC_IMR_TXBUFE_OFFSET			 3</span>
<span class="cp">#define SSC_IMR_TXEMPTY_SIZE			 1</span>
<span class="cp">#define SSC_IMR_TXEMPTY_OFFSET			 1</span>
<span class="cp">#define SSC_IMR_TXRDY_SIZE			 1</span>
<span class="cp">#define SSC_IMR_TXRDY_OFFSET			 0</span>
<span class="cp">#define SSC_IMR_TXSYN_SIZE			 1</span>
<span class="cp">#define SSC_IMR_TXSYN_OFFSET			10</span>

<span class="cm">/* SSC PDC Receive Pointer Register */</span>
<span class="cp">#define SSC_PDC_RPR			0x00000100</span>

<span class="cm">/* SSC PDC Receive Counter Register */</span>
<span class="cp">#define SSC_PDC_RCR			0x00000104</span>

<span class="cm">/* SSC PDC Transmit Pointer Register */</span>
<span class="cp">#define SSC_PDC_TPR			0x00000108</span>

<span class="cm">/* SSC PDC Receive Next Pointer Register */</span>
<span class="cp">#define SSC_PDC_RNPR			0x00000110</span>

<span class="cm">/* SSC PDC Receive Next Counter Register */</span>
<span class="cp">#define SSC_PDC_RNCR			0x00000114</span>

<span class="cm">/* SSC PDC Transmit Counter Register */</span>
<span class="cp">#define SSC_PDC_TCR			0x0000010c</span>

<span class="cm">/* SSC PDC Transmit Next Pointer Register */</span>
<span class="cp">#define SSC_PDC_TNPR			0x00000118</span>

<span class="cm">/* SSC PDC Transmit Next Counter Register */</span>
<span class="cp">#define SSC_PDC_TNCR			0x0000011c</span>

<span class="cm">/* SSC PDC Transfer Control Register */</span>
<span class="cp">#define SSC_PDC_PTCR			0x00000120</span>
<span class="cp">#define SSC_PDC_PTCR_RXTDIS_SIZE		 1</span>
<span class="cp">#define SSC_PDC_PTCR_RXTDIS_OFFSET		 1</span>
<span class="cp">#define SSC_PDC_PTCR_RXTEN_SIZE			 1</span>
<span class="cp">#define SSC_PDC_PTCR_RXTEN_OFFSET		 0</span>
<span class="cp">#define SSC_PDC_PTCR_TXTDIS_SIZE		 1</span>
<span class="cp">#define SSC_PDC_PTCR_TXTDIS_OFFSET		 9</span>
<span class="cp">#define SSC_PDC_PTCR_TXTEN_SIZE			 1</span>
<span class="cp">#define SSC_PDC_PTCR_TXTEN_OFFSET		 8</span>

<span class="cm">/* SSC PDC Transfer Status Register */</span>
<span class="cp">#define SSC_PDC_PTSR			0x00000124</span>
<span class="cp">#define SSC_PDC_PTSR_RXTEN_SIZE			 1</span>
<span class="cp">#define SSC_PDC_PTSR_RXTEN_OFFSET		 0</span>
<span class="cp">#define SSC_PDC_PTSR_TXTEN_SIZE			 1</span>
<span class="cp">#define SSC_PDC_PTSR_TXTEN_OFFSET		 8</span>

<span class="cm">/* Bit manipulation macros */</span>
<span class="cp">#define SSC_BIT(name)					\</span>
<span class="cp">	(1 &lt;&lt; SSC_##name##_OFFSET)</span>
<span class="cp">#define SSC_BF(name, value)				\</span>
<span class="cp">	(((value) &amp; ((1 &lt;&lt; SSC_##name##_SIZE) - 1))	\</span>
<span class="cp">	 &lt;&lt; SSC_##name##_OFFSET)</span>
<span class="cp">#define SSC_BFEXT(name, value)				\</span>
<span class="cp">	(((value) &gt;&gt; SSC_##name##_OFFSET)		\</span>
<span class="cp">	 &amp; ((1 &lt;&lt; SSC_##name##_SIZE) - 1))</span>
<span class="cp">#define SSC_BFINS(name, value, old)			\</span>
<span class="cp">	(((old) &amp; ~(((1 &lt;&lt; SSC_##name##_SIZE) - 1)	\</span>
<span class="cp">	&lt;&lt; SSC_##name##_OFFSET)) | SSC_BF(name, value))</span>

<span class="cm">/* Register access macros */</span>
<span class="cp">#define ssc_readl(base, reg)		__raw_readl(base + SSC_##reg)</span>
<span class="cp">#define ssc_writel(base, reg, value)	__raw_writel((value), base + SSC_##reg)</span>

<span class="cp">#endif </span><span class="cm">/* __INCLUDE_ATMEL_SSC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
