`timescale 1 ns/1 ns
module Everything();
reg clock, reset;
CPU cpu(clock, reset);
initial begin
    clock = 0;
    reset = 0;
    #10;
    reset = 1;
    #1070;
    $stop;
end
always #5 clock = ~clock;
endmodule