#VRCII A0,A1 reverse databus 7bit
#VRC-CPU|databus 
#A0 - A1|A0:0 xxxx210x
#A1 - A0|A0:1 xxxx6543
#RC834 がんペナ
MAPPER 22
CPU_ROMSIZE 0x20000
PPU_ROMSIZE 0x20000
DUMP_START
#PROGRAM ROM 0x00000-0x1bfff
STEP_START i 0 0xe 2
	CPU_WRITE $8000 i + 0
	CPU_WRITE $a000 i + 1
	CPU_READ $8000 0x4000
STEP_END
#PROGRAM ROM 0x1c000-0x1ffff
CPU_READ $c000 0x4000

#CHRROM 0x00000-0x1ffff
STEP_START i 0 0x10 1
	CPU_WRITE $b000 0
	CPU_WRITE $b002 i
	CPU_WRITE $b001 1 << 1
	CPU_WRITE $b003 i
	CPU_WRITE $c000 2 << 1
	CPU_WRITE $c002 i
	CPU_WRITE $c001 3 << 1
	CPU_WRITE $c003 i
	CPU_WRITE $d000 4 << 1
	CPU_WRITE $d002 i
	CPU_WRITE $d001 5 << 1
	CPU_WRITE $d003 i
	CPU_WRITE $e000 6 << 1
	CPU_WRITE $e002 i
	CPU_WRITE $e001 7 << 1
	CPU_WRITE $e003 i
	PPU_READ 0 0x2000
STEP_END
DUMP_END
