Execute     source -notrace -encoding utf-8 C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.13 sec.
INFO-FLOW: Workspace C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls opened at Mon Jun 02 11:50:41 +0530 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.155 sec.
Execute   apply_ini C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=matrix.cpp' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=matrix.cpp' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(7)
Execute     add_files C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=matrix.h' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=matrix.h' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(8)
Execute     add_files C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=matrix_tb.cpp' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=matrix_tb.cpp' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(9)
Execute     add_files -tb C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=matrixmul_32_opt' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=matrixmul_32_opt' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(11)
Execute     set_top matrixmul_32_opt 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu28dr-ffvg1517-2-e' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu28dr-ffvg1517-2-e' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(1)
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx_2024_ent/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx_2024_ent/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 1.905 sec.
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.087 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(10)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=10000' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=10000' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/hls_config.cfg(12)
Execute     config_unroll -tripcount_threshold=10000 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 10000.
Command   apply_ini done; 2.163 sec.
Execute   apply_ini C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.219 seconds; current allocated memory: 183.758 MB.
Execute       set_directive_top matrixmul_32_opt -name=matrixmul_32_opt 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'matrix.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling matrix.cpp as C++
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang matrix.cpp -foptimization-record-file=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx_2024_ent/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp {-hls-platform-db-name=C:/Xilinx_2024_ent/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.cpp.clang.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp {-hls-platform-db-name=C:/Xilinx_2024_ent/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/clang.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.751 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.921 sec.
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.bc {-hls-platform-db-name=C:/Xilinx_2024_ent/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.clang.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.004 seconds; current allocated memory: 186.703 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrix.g.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.214 sec.
Execute       run_link_or_opt -opt -out C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.319 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx_2024_ent/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx_2024_ent/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx_2024_ent/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx_2024_ent/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.838 sec.
Execute       run_link_or_opt -opt -out C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrixmul_32_opt -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrixmul_32_opt -reflow-float-conversion -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.776 sec.
Execute       run_link_or_opt -out C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx_2024_ent/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx_2024_ent/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrixmul_32_opt 
INFO-FLOW: run_clang exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx_2024_ent/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matrixmul_32_opt -mllvm -hls-db-dir -mllvm C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=10000 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx_2024_ent/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e 2> C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 387 Compile/Link C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 353 Unroll/Inline (step 1) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 353 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 328 Unroll/Inline (step 2) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 320 Unroll/Inline (step 3) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 320 Unroll/Inline (step 4) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,750 Array/Struct (step 1) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,750 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 766 Array/Struct (step 2) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 766 Array/Struct (step 3) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 766 Array/Struct (step 4) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 765 Array/Struct (step 5) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 765 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 760 Performance (step 1) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 760 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,937 Performance (step 2) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,937 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,639 Performance (step 3) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,639 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,863 Performance (step 4) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,863 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,814 HW Transforms (step 1) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,814 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 11,197 HW Transforms (step 2) C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,197 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (matrix.cpp:42:9)
INFO: [HLS 214-186] Unrolling loop 'loop3' (matrix.cpp:42:9) in function 'matrixmul_32_opt' completely with a factor of 32 (matrix.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'input_A': Complete partitioning on dimension 2. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_B': Complete partitioning on dimension 1. (matrix.cpp:9:12)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at matrix.cpp:19:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at matrix.cpp:28:18 
INFO: [HLS 214-426] Unrolling small iteration loop 'loop_output_C1' (matrix.cpp:52:18) in function 'matrixmul_32_opt' automatically (matrix.cpp:3:0)
INFO: [HLS 214-426] Unrolling small iteration loop 'loop1' (matrix.cpp:38:9) in function 'matrixmul_32_opt' automatically (matrix.cpp:3:0)
INFO: [HLS 214-426] Unrolling small iteration loop 'loop_input_B1' (matrix.cpp:27:17) in function 'matrixmul_32_opt' automatically (matrix.cpp:3:0)
INFO: [HLS 214-426] Unrolling small iteration loop 'loop_input_A1' (matrix.cpp:18:17) in function 'matrixmul_32_opt' automatically (matrix.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'loop_output_C1' (matrix.cpp:52:18) in function 'matrixmul_32_opt' completely with a factor of 32 (matrix.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'loop1' (matrix.cpp:38:9) in function 'matrixmul_32_opt' completely with a factor of 32 (matrix.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'loop_input_B1' (matrix.cpp:27:17) in function 'matrixmul_32_opt' completely with a factor of 32 (matrix.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'loop_input_A1' (matrix.cpp:18:17) in function 'matrixmul_32_opt' completely with a factor of 32 (matrix.cpp:3:0)
INFO: [HLS 214-449] Automatically partitioning array 'input_A' dimension 1 completely based on constant index. (matrix.cpp:7:12)
INFO: [HLS 214-449] Automatically partitioning array 'output_C' dimension 1 completely based on constant index. (matrix.cpp:11:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_0' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_1' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_10' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_11' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_12' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_13' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_14' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_15' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_16' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_17' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_18' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_19' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_2' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_20' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_21' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_22' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_23' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_24' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_25' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_26' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_27' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_28' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_29' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_3' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_30' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_31' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_4' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_5' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_6' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_7' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_8' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_A_9' due to pipeline pragma (matrix.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'output_C' due to pipeline pragma (matrix.cpp:11:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_0': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_1': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_2': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_3': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_4': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_5': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_6': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_7': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_8': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_9': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_10': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_11': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_12': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_13': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_14': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_15': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_16': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_17': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_18': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_19': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_20': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_21': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_22': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_23': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_24': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_25': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_26': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_27': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_28': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_29': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_30': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A_31': Complete partitioning on dimension 1. (matrix.cpp:7:12)
INFO: [HLS 214-248] Applying array_partition to 'output_C': Complete partitioning on dimension 1. (matrix.cpp:11:12)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.961 seconds; current allocated memory: 190.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 190.250 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul_32_opt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.0.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.925 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 219.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.1.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.373 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 223.582 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.g.1.bc to C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.1.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 2.429 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.776 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.208 seconds; current allocated memory: 276.039 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.2.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 3.863 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.3.bc -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.767 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.631 seconds; current allocated memory: 1.389 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.239 sec.
Command     elaborate done; 35.234 sec.
Execute     ap_eval exec zip -j C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.5 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_32_opt' ...
Execute       ap_set_top_model matrixmul_32_opt 
Execute       get_model_list matrixmul_32_opt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul_32_opt 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop293 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop292 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop291 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop290 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop289 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop288 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop287 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop286 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop285 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop284 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop283 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop282 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop281 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop280 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop279 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop278 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop277 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop276 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop275 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop274 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop273 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop272 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop271 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop270 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop269 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop268 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop267 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop266 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop265 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop264 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop263 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop2 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       preproc_iomode -model matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list matrixmul_32_opt -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul_32_opt_Pipeline_loop_input_A2 matrixmul_32_opt_Pipeline_loop_input_A21 matrixmul_32_opt_Pipeline_loop_input_A22 matrixmul_32_opt_Pipeline_loop_input_A23 matrixmul_32_opt_Pipeline_loop_input_A24 matrixmul_32_opt_Pipeline_loop_input_A25 matrixmul_32_opt_Pipeline_loop_input_A26 matrixmul_32_opt_Pipeline_loop_input_A27 matrixmul_32_opt_Pipeline_loop_input_A28 matrixmul_32_opt_Pipeline_loop_input_A29 matrixmul_32_opt_Pipeline_loop_input_A210 matrixmul_32_opt_Pipeline_loop_input_A211 matrixmul_32_opt_Pipeline_loop_input_A212 matrixmul_32_opt_Pipeline_loop_input_A213 matrixmul_32_opt_Pipeline_loop_input_A214 matrixmul_32_opt_Pipeline_loop_input_A215 matrixmul_32_opt_Pipeline_loop_input_A216 matrixmul_32_opt_Pipeline_loop_input_A217 matrixmul_32_opt_Pipeline_loop_input_A218 matrixmul_32_opt_Pipeline_loop_input_A219 matrixmul_32_opt_Pipeline_loop_input_A220 matrixmul_32_opt_Pipeline_loop_input_A221 matrixmul_32_opt_Pipeline_loop_input_A222 matrixmul_32_opt_Pipeline_loop_input_A223 matrixmul_32_opt_Pipeline_loop_input_A224 matrixmul_32_opt_Pipeline_loop_input_A225 matrixmul_32_opt_Pipeline_loop_input_A226 matrixmul_32_opt_Pipeline_loop_input_A227 matrixmul_32_opt_Pipeline_loop_input_A228 matrixmul_32_opt_Pipeline_loop_input_A229 matrixmul_32_opt_Pipeline_loop_input_A230 matrixmul_32_opt_Pipeline_loop_input_A231 matrixmul_32_opt_Pipeline_loop_input_B2 matrixmul_32_opt_Pipeline_loop_input_B232 matrixmul_32_opt_Pipeline_loop_input_B233 matrixmul_32_opt_Pipeline_loop_input_B234 matrixmul_32_opt_Pipeline_loop_input_B235 matrixmul_32_opt_Pipeline_loop_input_B236 matrixmul_32_opt_Pipeline_loop_input_B237 matrixmul_32_opt_Pipeline_loop_input_B238 matrixmul_32_opt_Pipeline_loop_input_B239 matrixmul_32_opt_Pipeline_loop_input_B240 matrixmul_32_opt_Pipeline_loop_input_B241 matrixmul_32_opt_Pipeline_loop_input_B242 matrixmul_32_opt_Pipeline_loop_input_B243 matrixmul_32_opt_Pipeline_loop_input_B244 matrixmul_32_opt_Pipeline_loop_input_B245 matrixmul_32_opt_Pipeline_loop_input_B246 matrixmul_32_opt_Pipeline_loop_input_B247 matrixmul_32_opt_Pipeline_loop_input_B248 matrixmul_32_opt_Pipeline_loop_input_B249 matrixmul_32_opt_Pipeline_loop_input_B250 matrixmul_32_opt_Pipeline_loop_input_B251 matrixmul_32_opt_Pipeline_loop_input_B252 matrixmul_32_opt_Pipeline_loop_input_B253 matrixmul_32_opt_Pipeline_loop_input_B254 matrixmul_32_opt_Pipeline_loop_input_B255 matrixmul_32_opt_Pipeline_loop_input_B256 matrixmul_32_opt_Pipeline_loop_input_B257 matrixmul_32_opt_Pipeline_loop_input_B258 matrixmul_32_opt_Pipeline_loop_input_B259 matrixmul_32_opt_Pipeline_loop_input_B260 matrixmul_32_opt_Pipeline_loop_input_B261 matrixmul_32_opt_Pipeline_loop_input_B262 matrixmul_32_opt_Pipeline_loop2 matrixmul_32_opt_Pipeline_loop263 matrixmul_32_opt_Pipeline_loop264 matrixmul_32_opt_Pipeline_loop265 matrixmul_32_opt_Pipeline_loop266 matrixmul_32_opt_Pipeline_loop267 matrixmul_32_opt_Pipeline_loop268 matrixmul_32_opt_Pipeline_loop269 matrixmul_32_opt_Pipeline_loop270 matrixmul_32_opt_Pipeline_loop271 matrixmul_32_opt_Pipeline_loop272 matrixmul_32_opt_Pipeline_loop273 matrixmul_32_opt_Pipeline_loop274 matrixmul_32_opt_Pipeline_loop275 matrixmul_32_opt_Pipeline_loop276 matrixmul_32_opt_Pipeline_loop277 matrixmul_32_opt_Pipeline_loop278 matrixmul_32_opt_Pipeline_loop279 matrixmul_32_opt_Pipeline_loop280 matrixmul_32_opt_Pipeline_loop281 matrixmul_32_opt_Pipeline_loop282 matrixmul_32_opt_Pipeline_loop283 matrixmul_32_opt_Pipeline_loop284 matrixmul_32_opt_Pipeline_loop285 matrixmul_32_opt_Pipeline_loop286 matrixmul_32_opt_Pipeline_loop287 matrixmul_32_opt_Pipeline_loop288 matrixmul_32_opt_Pipeline_loop289 matrixmul_32_opt_Pipeline_loop290 matrixmul_32_opt_Pipeline_loop291 matrixmul_32_opt_Pipeline_loop292 matrixmul_32_opt_Pipeline_loop293 matrixmul_32_opt_Pipeline_loop_output_C2 matrixmul_32_opt_Pipeline_loop_output_C294 matrixmul_32_opt_Pipeline_loop_output_C295 matrixmul_32_opt_Pipeline_loop_output_C296 matrixmul_32_opt_Pipeline_loop_output_C297 matrixmul_32_opt_Pipeline_loop_output_C298 matrixmul_32_opt_Pipeline_loop_output_C299 matrixmul_32_opt_Pipeline_loop_output_C2100 matrixmul_32_opt_Pipeline_loop_output_C2101 matrixmul_32_opt_Pipeline_loop_output_C2102 matrixmul_32_opt_Pipeline_loop_output_C2103 matrixmul_32_opt_Pipeline_loop_output_C2104 matrixmul_32_opt_Pipeline_loop_output_C2105 matrixmul_32_opt_Pipeline_loop_output_C2106 matrixmul_32_opt_Pipeline_loop_output_C2107 matrixmul_32_opt_Pipeline_loop_output_C2108 matrixmul_32_opt_Pipeline_loop_output_C2109 matrixmul_32_opt_Pipeline_loop_output_C2110 matrixmul_32_opt_Pipeline_loop_output_C2111 matrixmul_32_opt_Pipeline_loop_output_C2112 matrixmul_32_opt_Pipeline_loop_output_C2113 matrixmul_32_opt_Pipeline_loop_output_C2114 matrixmul_32_opt_Pipeline_loop_output_C2115 matrixmul_32_opt_Pipeline_loop_output_C2116 matrixmul_32_opt_Pipeline_loop_output_C2117 matrixmul_32_opt_Pipeline_loop_output_C2118 matrixmul_32_opt_Pipeline_loop_output_C2119 matrixmul_32_opt_Pipeline_loop_output_C2120 matrixmul_32_opt_Pipeline_loop_output_C2121 matrixmul_32_opt_Pipeline_loop_output_C2122 matrixmul_32_opt_Pipeline_loop_output_C2123 matrixmul_32_opt_Pipeline_loop_output_C2124 matrixmul_32_opt
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A2 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A21 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A21 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A22 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A22 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A23 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A23 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A24 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A24 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A25 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A25 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A26 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A26 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A27 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A27 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A28 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A28 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A29 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A29 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A210 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A210 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A211 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A211 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A212 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A212 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A213 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A213 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A214 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A214 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A215 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A215 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A216 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A216 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A217 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A217 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A218 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A218 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A219 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A219 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A220 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A220 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A221 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A221 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A222 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A222 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A223 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A223 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A224 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A224 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A225 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A225 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A226 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A226 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A227 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A227 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A228 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A228 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A229 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A229 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A230 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A230 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_A231 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_A231 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B2 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B232 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B232 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B233 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B233 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B234 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B234 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B235 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B235 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B236 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B236 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B237 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B237 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B238 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B238 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B239 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B239 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B240 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B240 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B241 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B241 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B242 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B242 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B243 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B243 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B244 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B244 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B245 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B245 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B246 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B246 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B247 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B247 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B248 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B248 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B249 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B249 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B250 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B250 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B251 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B251 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B252 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B252 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B253 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B253 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B254 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B254 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B255 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B255 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B256 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B256 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B257 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B257 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B258 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B258 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B259 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B259 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B260 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B260 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B261 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B261 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_input_B262 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_input_B262 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop2 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop2 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop263 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop263 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop263 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop264 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop264 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop264 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop265 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop265 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop265 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop266 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop266 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop266 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop267 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop267 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop267 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop268 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop268 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop268 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop269 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop269 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop269 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop270 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop270 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop270 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop271 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop271 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop271 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop272 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop272 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop272 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop273 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop273 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop273 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop274 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop274 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop274 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop275 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop275 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop275 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop276 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop276 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop276 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop277 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop277 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop277 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop278 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop278 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop278 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop279 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop279 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop279 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop280 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop280 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop280 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop281 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop281 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop281 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop282 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop282 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop282 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop283 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop283 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop283 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop284 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop284 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop284 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop285 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop285 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop285 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop286 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop286 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop286 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop287 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop287 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop287 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop288 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop288 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop288 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop289 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop289 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop289 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop290 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop290 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop290 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop291 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop291 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop291 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop292 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop292 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop292 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop293 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop293 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop293 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C294 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C294 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C295 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C295 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C296 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C296 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C297 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C297 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C298 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C298 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C299 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C299 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2100 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2100 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2101 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2101 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2102 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2102 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2103 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2103 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2104 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2104 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2105 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2105 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2106 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2106 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2107 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2107 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2108 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2108 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2109 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2109 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2110 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2110 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2111 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2111 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2112 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2112 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2113 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2113 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2114 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2114 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2115 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2115 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2116 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2116 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2117 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2117 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2118 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2118 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2119 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2119 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2120 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2120 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2121 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2121 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2122 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2122 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2123 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2123 
INFO-FLOW: Configuring Module : matrixmul_32_opt_Pipeline_loop_output_C2124 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       apply_spec_resource_limit matrixmul_32_opt_Pipeline_loop_output_C2124 
INFO-FLOW: Configuring Module : matrixmul_32_opt ...
Execute       set_default_model matrixmul_32_opt 
Execute       apply_spec_resource_limit matrixmul_32_opt 
INFO-FLOW: Model list for preprocess: matrixmul_32_opt_Pipeline_loop_input_A2 matrixmul_32_opt_Pipeline_loop_input_A21 matrixmul_32_opt_Pipeline_loop_input_A22 matrixmul_32_opt_Pipeline_loop_input_A23 matrixmul_32_opt_Pipeline_loop_input_A24 matrixmul_32_opt_Pipeline_loop_input_A25 matrixmul_32_opt_Pipeline_loop_input_A26 matrixmul_32_opt_Pipeline_loop_input_A27 matrixmul_32_opt_Pipeline_loop_input_A28 matrixmul_32_opt_Pipeline_loop_input_A29 matrixmul_32_opt_Pipeline_loop_input_A210 matrixmul_32_opt_Pipeline_loop_input_A211 matrixmul_32_opt_Pipeline_loop_input_A212 matrixmul_32_opt_Pipeline_loop_input_A213 matrixmul_32_opt_Pipeline_loop_input_A214 matrixmul_32_opt_Pipeline_loop_input_A215 matrixmul_32_opt_Pipeline_loop_input_A216 matrixmul_32_opt_Pipeline_loop_input_A217 matrixmul_32_opt_Pipeline_loop_input_A218 matrixmul_32_opt_Pipeline_loop_input_A219 matrixmul_32_opt_Pipeline_loop_input_A220 matrixmul_32_opt_Pipeline_loop_input_A221 matrixmul_32_opt_Pipeline_loop_input_A222 matrixmul_32_opt_Pipeline_loop_input_A223 matrixmul_32_opt_Pipeline_loop_input_A224 matrixmul_32_opt_Pipeline_loop_input_A225 matrixmul_32_opt_Pipeline_loop_input_A226 matrixmul_32_opt_Pipeline_loop_input_A227 matrixmul_32_opt_Pipeline_loop_input_A228 matrixmul_32_opt_Pipeline_loop_input_A229 matrixmul_32_opt_Pipeline_loop_input_A230 matrixmul_32_opt_Pipeline_loop_input_A231 matrixmul_32_opt_Pipeline_loop_input_B2 matrixmul_32_opt_Pipeline_loop_input_B232 matrixmul_32_opt_Pipeline_loop_input_B233 matrixmul_32_opt_Pipeline_loop_input_B234 matrixmul_32_opt_Pipeline_loop_input_B235 matrixmul_32_opt_Pipeline_loop_input_B236 matrixmul_32_opt_Pipeline_loop_input_B237 matrixmul_32_opt_Pipeline_loop_input_B238 matrixmul_32_opt_Pipeline_loop_input_B239 matrixmul_32_opt_Pipeline_loop_input_B240 matrixmul_32_opt_Pipeline_loop_input_B241 matrixmul_32_opt_Pipeline_loop_input_B242 matrixmul_32_opt_Pipeline_loop_input_B243 matrixmul_32_opt_Pipeline_loop_input_B244 matrixmul_32_opt_Pipeline_loop_input_B245 matrixmul_32_opt_Pipeline_loop_input_B246 matrixmul_32_opt_Pipeline_loop_input_B247 matrixmul_32_opt_Pipeline_loop_input_B248 matrixmul_32_opt_Pipeline_loop_input_B249 matrixmul_32_opt_Pipeline_loop_input_B250 matrixmul_32_opt_Pipeline_loop_input_B251 matrixmul_32_opt_Pipeline_loop_input_B252 matrixmul_32_opt_Pipeline_loop_input_B253 matrixmul_32_opt_Pipeline_loop_input_B254 matrixmul_32_opt_Pipeline_loop_input_B255 matrixmul_32_opt_Pipeline_loop_input_B256 matrixmul_32_opt_Pipeline_loop_input_B257 matrixmul_32_opt_Pipeline_loop_input_B258 matrixmul_32_opt_Pipeline_loop_input_B259 matrixmul_32_opt_Pipeline_loop_input_B260 matrixmul_32_opt_Pipeline_loop_input_B261 matrixmul_32_opt_Pipeline_loop_input_B262 matrixmul_32_opt_Pipeline_loop2 matrixmul_32_opt_Pipeline_loop263 matrixmul_32_opt_Pipeline_loop264 matrixmul_32_opt_Pipeline_loop265 matrixmul_32_opt_Pipeline_loop266 matrixmul_32_opt_Pipeline_loop267 matrixmul_32_opt_Pipeline_loop268 matrixmul_32_opt_Pipeline_loop269 matrixmul_32_opt_Pipeline_loop270 matrixmul_32_opt_Pipeline_loop271 matrixmul_32_opt_Pipeline_loop272 matrixmul_32_opt_Pipeline_loop273 matrixmul_32_opt_Pipeline_loop274 matrixmul_32_opt_Pipeline_loop275 matrixmul_32_opt_Pipeline_loop276 matrixmul_32_opt_Pipeline_loop277 matrixmul_32_opt_Pipeline_loop278 matrixmul_32_opt_Pipeline_loop279 matrixmul_32_opt_Pipeline_loop280 matrixmul_32_opt_Pipeline_loop281 matrixmul_32_opt_Pipeline_loop282 matrixmul_32_opt_Pipeline_loop283 matrixmul_32_opt_Pipeline_loop284 matrixmul_32_opt_Pipeline_loop285 matrixmul_32_opt_Pipeline_loop286 matrixmul_32_opt_Pipeline_loop287 matrixmul_32_opt_Pipeline_loop288 matrixmul_32_opt_Pipeline_loop289 matrixmul_32_opt_Pipeline_loop290 matrixmul_32_opt_Pipeline_loop291 matrixmul_32_opt_Pipeline_loop292 matrixmul_32_opt_Pipeline_loop293 matrixmul_32_opt_Pipeline_loop_output_C2 matrixmul_32_opt_Pipeline_loop_output_C294 matrixmul_32_opt_Pipeline_loop_output_C295 matrixmul_32_opt_Pipeline_loop_output_C296 matrixmul_32_opt_Pipeline_loop_output_C297 matrixmul_32_opt_Pipeline_loop_output_C298 matrixmul_32_opt_Pipeline_loop_output_C299 matrixmul_32_opt_Pipeline_loop_output_C2100 matrixmul_32_opt_Pipeline_loop_output_C2101 matrixmul_32_opt_Pipeline_loop_output_C2102 matrixmul_32_opt_Pipeline_loop_output_C2103 matrixmul_32_opt_Pipeline_loop_output_C2104 matrixmul_32_opt_Pipeline_loop_output_C2105 matrixmul_32_opt_Pipeline_loop_output_C2106 matrixmul_32_opt_Pipeline_loop_output_C2107 matrixmul_32_opt_Pipeline_loop_output_C2108 matrixmul_32_opt_Pipeline_loop_output_C2109 matrixmul_32_opt_Pipeline_loop_output_C2110 matrixmul_32_opt_Pipeline_loop_output_C2111 matrixmul_32_opt_Pipeline_loop_output_C2112 matrixmul_32_opt_Pipeline_loop_output_C2113 matrixmul_32_opt_Pipeline_loop_output_C2114 matrixmul_32_opt_Pipeline_loop_output_C2115 matrixmul_32_opt_Pipeline_loop_output_C2116 matrixmul_32_opt_Pipeline_loop_output_C2117 matrixmul_32_opt_Pipeline_loop_output_C2118 matrixmul_32_opt_Pipeline_loop_output_C2119 matrixmul_32_opt_Pipeline_loop_output_C2120 matrixmul_32_opt_Pipeline_loop_output_C2121 matrixmul_32_opt_Pipeline_loop_output_C2122 matrixmul_32_opt_Pipeline_loop_output_C2123 matrixmul_32_opt_Pipeline_loop_output_C2124 matrixmul_32_opt
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A2 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A21 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A21 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A22 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A22 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A23 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A23 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A24 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A24 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A25 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A25 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A26 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A26 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A27 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A27 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A28 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A28 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A29 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A29 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A210 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A210 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A211 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A211 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A212 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A212 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A213 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A213 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A214 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A214 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A215 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A215 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A216 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A216 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A217 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A217 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A218 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A218 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A219 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A219 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A220 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A220 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A221 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A221 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A222 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A222 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A223 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A223 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A224 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A224 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A225 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A225 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A226 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A226 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A227 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A227 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A228 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A228 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A229 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A229 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A230 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A230 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_A231 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A231 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B2 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B232 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B232 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B233 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B233 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B234 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B234 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B235 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B235 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B236 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B236 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B237 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B237 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B238 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B238 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B239 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B239 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B240 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B240 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B241 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B241 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B242 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B242 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B243 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B243 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B244 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B244 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B245 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B245 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B246 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B246 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B247 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B247 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B248 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B248 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B249 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B249 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B250 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B250 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B251 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B251 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B252 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B252 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B253 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B253 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B254 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B254 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B255 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B255 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B256 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B256 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B257 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B257 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B258 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B258 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B259 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B259 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B260 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B260 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B261 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B261 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_input_B262 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B262 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop2 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop2 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop263 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop263 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop263 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop263 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop264 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop264 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop264 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop264 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop265 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop265 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop265 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop265 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop266 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop266 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop266 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop266 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop267 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop267 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop267 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop267 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop268 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop268 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop268 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop268 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop269 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop269 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop269 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop269 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop270 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop270 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop270 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop270 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop271 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop271 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop271 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop271 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop272 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop272 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop272 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop272 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop273 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop273 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop273 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop273 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop274 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop274 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop274 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop274 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop275 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop275 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop275 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop275 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop276 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop276 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop276 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop276 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop277 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop277 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop277 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop277 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop278 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop278 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop278 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop278 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop279 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop279 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop279 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop279 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop280 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop280 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop280 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop280 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop281 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop281 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop281 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop281 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop282 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop282 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop282 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop282 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop283 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop283 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop283 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop283 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop284 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop284 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop284 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop284 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop285 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop285 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop285 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop285 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop286 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop286 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop286 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop286 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop287 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop287 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop287 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop287 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop288 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop288 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop288 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop288 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop289 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop289 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop289 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop289 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop290 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop290 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop290 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop290 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop291 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop291 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop291 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop291 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop292 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop292 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop292 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop292 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop293 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop293 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop293 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop293 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C294 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C294 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C295 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C295 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C296 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C296 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C297 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C297 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C298 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C298 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C299 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C299 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2100 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2100 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2101 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2101 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2102 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2102 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2103 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2103 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2104 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2104 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2105 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2105 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2106 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2106 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2107 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2107 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2108 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2108 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2109 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2109 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2110 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2110 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2111 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2111 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2112 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2112 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2113 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2113 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2114 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2114 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2115 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2115 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2116 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2116 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2117 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2117 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2118 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2118 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2119 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2119 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2120 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2120 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2121 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2121 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2122 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2122 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2123 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2123 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt_Pipeline_loop_output_C2124 ...
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       cdfg_preprocess -model matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2124 
INFO-FLOW: Preprocessing Module: matrixmul_32_opt ...
Execute       set_default_model matrixmul_32_opt 
Execute       cdfg_preprocess -model matrixmul_32_opt 
Command       cdfg_preprocess done; 0.855 sec.
Execute       rtl_gen_preprocess matrixmul_32_opt 
INFO-FLOW: Model list for synthesis: matrixmul_32_opt_Pipeline_loop_input_A2 matrixmul_32_opt_Pipeline_loop_input_A21 matrixmul_32_opt_Pipeline_loop_input_A22 matrixmul_32_opt_Pipeline_loop_input_A23 matrixmul_32_opt_Pipeline_loop_input_A24 matrixmul_32_opt_Pipeline_loop_input_A25 matrixmul_32_opt_Pipeline_loop_input_A26 matrixmul_32_opt_Pipeline_loop_input_A27 matrixmul_32_opt_Pipeline_loop_input_A28 matrixmul_32_opt_Pipeline_loop_input_A29 matrixmul_32_opt_Pipeline_loop_input_A210 matrixmul_32_opt_Pipeline_loop_input_A211 matrixmul_32_opt_Pipeline_loop_input_A212 matrixmul_32_opt_Pipeline_loop_input_A213 matrixmul_32_opt_Pipeline_loop_input_A214 matrixmul_32_opt_Pipeline_loop_input_A215 matrixmul_32_opt_Pipeline_loop_input_A216 matrixmul_32_opt_Pipeline_loop_input_A217 matrixmul_32_opt_Pipeline_loop_input_A218 matrixmul_32_opt_Pipeline_loop_input_A219 matrixmul_32_opt_Pipeline_loop_input_A220 matrixmul_32_opt_Pipeline_loop_input_A221 matrixmul_32_opt_Pipeline_loop_input_A222 matrixmul_32_opt_Pipeline_loop_input_A223 matrixmul_32_opt_Pipeline_loop_input_A224 matrixmul_32_opt_Pipeline_loop_input_A225 matrixmul_32_opt_Pipeline_loop_input_A226 matrixmul_32_opt_Pipeline_loop_input_A227 matrixmul_32_opt_Pipeline_loop_input_A228 matrixmul_32_opt_Pipeline_loop_input_A229 matrixmul_32_opt_Pipeline_loop_input_A230 matrixmul_32_opt_Pipeline_loop_input_A231 matrixmul_32_opt_Pipeline_loop_input_B2 matrixmul_32_opt_Pipeline_loop_input_B232 matrixmul_32_opt_Pipeline_loop_input_B233 matrixmul_32_opt_Pipeline_loop_input_B234 matrixmul_32_opt_Pipeline_loop_input_B235 matrixmul_32_opt_Pipeline_loop_input_B236 matrixmul_32_opt_Pipeline_loop_input_B237 matrixmul_32_opt_Pipeline_loop_input_B238 matrixmul_32_opt_Pipeline_loop_input_B239 matrixmul_32_opt_Pipeline_loop_input_B240 matrixmul_32_opt_Pipeline_loop_input_B241 matrixmul_32_opt_Pipeline_loop_input_B242 matrixmul_32_opt_Pipeline_loop_input_B243 matrixmul_32_opt_Pipeline_loop_input_B244 matrixmul_32_opt_Pipeline_loop_input_B245 matrixmul_32_opt_Pipeline_loop_input_B246 matrixmul_32_opt_Pipeline_loop_input_B247 matrixmul_32_opt_Pipeline_loop_input_B248 matrixmul_32_opt_Pipeline_loop_input_B249 matrixmul_32_opt_Pipeline_loop_input_B250 matrixmul_32_opt_Pipeline_loop_input_B251 matrixmul_32_opt_Pipeline_loop_input_B252 matrixmul_32_opt_Pipeline_loop_input_B253 matrixmul_32_opt_Pipeline_loop_input_B254 matrixmul_32_opt_Pipeline_loop_input_B255 matrixmul_32_opt_Pipeline_loop_input_B256 matrixmul_32_opt_Pipeline_loop_input_B257 matrixmul_32_opt_Pipeline_loop_input_B258 matrixmul_32_opt_Pipeline_loop_input_B259 matrixmul_32_opt_Pipeline_loop_input_B260 matrixmul_32_opt_Pipeline_loop_input_B261 matrixmul_32_opt_Pipeline_loop_input_B262 matrixmul_32_opt_Pipeline_loop2 matrixmul_32_opt_Pipeline_loop263 matrixmul_32_opt_Pipeline_loop264 matrixmul_32_opt_Pipeline_loop265 matrixmul_32_opt_Pipeline_loop266 matrixmul_32_opt_Pipeline_loop267 matrixmul_32_opt_Pipeline_loop268 matrixmul_32_opt_Pipeline_loop269 matrixmul_32_opt_Pipeline_loop270 matrixmul_32_opt_Pipeline_loop271 matrixmul_32_opt_Pipeline_loop272 matrixmul_32_opt_Pipeline_loop273 matrixmul_32_opt_Pipeline_loop274 matrixmul_32_opt_Pipeline_loop275 matrixmul_32_opt_Pipeline_loop276 matrixmul_32_opt_Pipeline_loop277 matrixmul_32_opt_Pipeline_loop278 matrixmul_32_opt_Pipeline_loop279 matrixmul_32_opt_Pipeline_loop280 matrixmul_32_opt_Pipeline_loop281 matrixmul_32_opt_Pipeline_loop282 matrixmul_32_opt_Pipeline_loop283 matrixmul_32_opt_Pipeline_loop284 matrixmul_32_opt_Pipeline_loop285 matrixmul_32_opt_Pipeline_loop286 matrixmul_32_opt_Pipeline_loop287 matrixmul_32_opt_Pipeline_loop288 matrixmul_32_opt_Pipeline_loop289 matrixmul_32_opt_Pipeline_loop290 matrixmul_32_opt_Pipeline_loop291 matrixmul_32_opt_Pipeline_loop292 matrixmul_32_opt_Pipeline_loop293 matrixmul_32_opt_Pipeline_loop_output_C2 matrixmul_32_opt_Pipeline_loop_output_C294 matrixmul_32_opt_Pipeline_loop_output_C295 matrixmul_32_opt_Pipeline_loop_output_C296 matrixmul_32_opt_Pipeline_loop_output_C297 matrixmul_32_opt_Pipeline_loop_output_C298 matrixmul_32_opt_Pipeline_loop_output_C299 matrixmul_32_opt_Pipeline_loop_output_C2100 matrixmul_32_opt_Pipeline_loop_output_C2101 matrixmul_32_opt_Pipeline_loop_output_C2102 matrixmul_32_opt_Pipeline_loop_output_C2103 matrixmul_32_opt_Pipeline_loop_output_C2104 matrixmul_32_opt_Pipeline_loop_output_C2105 matrixmul_32_opt_Pipeline_loop_output_C2106 matrixmul_32_opt_Pipeline_loop_output_C2107 matrixmul_32_opt_Pipeline_loop_output_C2108 matrixmul_32_opt_Pipeline_loop_output_C2109 matrixmul_32_opt_Pipeline_loop_output_C2110 matrixmul_32_opt_Pipeline_loop_output_C2111 matrixmul_32_opt_Pipeline_loop_output_C2112 matrixmul_32_opt_Pipeline_loop_output_C2113 matrixmul_32_opt_Pipeline_loop_output_C2114 matrixmul_32_opt_Pipeline_loop_output_C2115 matrixmul_32_opt_Pipeline_loop_output_C2116 matrixmul_32_opt_Pipeline_loop_output_C2117 matrixmul_32_opt_Pipeline_loop_output_C2118 matrixmul_32_opt_Pipeline_loop_output_C2119 matrixmul_32_opt_Pipeline_loop_output_C2120 matrixmul_32_opt_Pipeline_loop_output_C2121 matrixmul_32_opt_Pipeline_loop_output_C2122 matrixmul_32_opt_Pipeline_loop_output_C2123 matrixmul_32_opt_Pipeline_loop_output_C2124 matrixmul_32_opt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.634 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.766 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A2.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.399 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.400 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A21.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A22.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.402 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.403 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A23.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.403 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.404 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A24.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.405 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.405 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A25.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.406 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A26.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.408 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A27.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.409 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.410 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A28.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.410 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A29.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.221 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.412 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.278 sec.
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A210.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.154 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.412 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.413 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A211.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.414 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.415 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A212.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.415 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A213.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.146 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.418 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A214.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.418 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.419 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A215.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.419 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.421 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A216.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.421 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.422 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A217.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.423 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.425 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.424 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A218.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.424 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.425 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A219.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.425 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.426 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A220.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.426 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.428 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A221.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.428 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.249 sec.
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A222.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.430 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.621 sec.
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.sched.adb -f 
Command       db_write done; 0.398 sec.
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A223.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.432 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A224.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.432 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A225.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.434 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A226.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.436 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A227.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.436 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A228.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.438 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A229.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.440 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A230.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.440 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_A231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_A231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.441 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_A231.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_A231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_A231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B2.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B232 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B232.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B232 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B232.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B233 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.444 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B233.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B233 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.444 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B233.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B234 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.444 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B234.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B234 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.444 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B234.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B235 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.444 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B235.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B235 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B235.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B236 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B236.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B236 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B236.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B237 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B237.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B237 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B237.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B238 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B238.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B238 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.509 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B238.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B239 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B239.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B239 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.445 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B239.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B240 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B240.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B240 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B240.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B241 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B241.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B241 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B241.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B242 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B242.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B242 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B242.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B243 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B243.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B243 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B243.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B244 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B244.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B244 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B244.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B245 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B245.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B245 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B245.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B246 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.539 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B246.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B246 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B246.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B247 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.448 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B247.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B247 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.448 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B247.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B248 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.448 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B248.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B248 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.448 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B248.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B249 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.448 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B249.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B249 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.145 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.448 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B249.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B250 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.449 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B250.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B250 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.449 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B250.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B251 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.449 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B251.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B251 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.449 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B251.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B252 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.449 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B252.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B252 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.450 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B252.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B253 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.450 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B253.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B253 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.139 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.450 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B253.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B254 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.450 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B254.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B254 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B254.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B255 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B255.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B255 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B255.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B256 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B256.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B256 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B256.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B257 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B257.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B257 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B257.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B258 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B258.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B258 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B258.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B259 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B259.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B259 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B259.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B260 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.145 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B260.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B260 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B260.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B261 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B261.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B261 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.309 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B261.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_input_B262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_input_B262 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_input_B262.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_input_B262 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.203 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_input_B262.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop2 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop2.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop2 
Execute       bind -model matrixmul_32_opt_Pipeline_loop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.145 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.456 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop263 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop263 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.263 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.458 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop263.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop263 
Execute       bind -model matrixmul_32_opt_Pipeline_loop263 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.459 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop263.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop264 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop264 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop264.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop264 
Execute       bind -model matrixmul_32_opt_Pipeline_loop264 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop264.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop265 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop265 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.262 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.463 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop265.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop265 
Execute       bind -model matrixmul_32_opt_Pipeline_loop265 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop265.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop266 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop266 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.252 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.465 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop266.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop266 
Execute       bind -model matrixmul_32_opt_Pipeline_loop266 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.467 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop266.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop267 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop267 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.468 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop267.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop267 
Execute       bind -model matrixmul_32_opt_Pipeline_loop267 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.177 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.469 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop267.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop268 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop268 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.275 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.471 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop268.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop268 
Execute       bind -model matrixmul_32_opt_Pipeline_loop268 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop268.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop269 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop269 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.473 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop269.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop269 
Execute       bind -model matrixmul_32_opt_Pipeline_loop269 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.475 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop269.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop270 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop270 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.476 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop270.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop270 
Execute       bind -model matrixmul_32_opt_Pipeline_loop270 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.477 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop270.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop271 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop271 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.268 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.479 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop271.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop271 
Execute       bind -model matrixmul_32_opt_Pipeline_loop271 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.187 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.480 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop271.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop272 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop272 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.246 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.481 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop272.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop272 
Execute       bind -model matrixmul_32_opt_Pipeline_loop272 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.482 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop272.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop273 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop273 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.261 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.483 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop273.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop273 
Execute       bind -model matrixmul_32_opt_Pipeline_loop273 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.154 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.484 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop273.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop274 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop274 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.486 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop274.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop274 
Execute       bind -model matrixmul_32_opt_Pipeline_loop274 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.164 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.487 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop274.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop275 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop275 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.489 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop275.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop275 
Execute       bind -model matrixmul_32_opt_Pipeline_loop275 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.490 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop275.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop276 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop276 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.263 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.492 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop276.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop276 
Execute       bind -model matrixmul_32_opt_Pipeline_loop276 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.206 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.493 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop276.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop277 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop277 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.288 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.494 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop277.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop277 
Execute       bind -model matrixmul_32_opt_Pipeline_loop277 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.495 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop277.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop278 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop278 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.257 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.497 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop278.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop278 
Execute       bind -model matrixmul_32_opt_Pipeline_loop278 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.497 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop278.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop279 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop279 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.499 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop279.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop279 
Execute       bind -model matrixmul_32_opt_Pipeline_loop279 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.500 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop279.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop280 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop280 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.269 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.501 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop280.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop280 
Execute       bind -model matrixmul_32_opt_Pipeline_loop280 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.175 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.502 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop280.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop281 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop281 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.504 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop281.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop281 
Execute       bind -model matrixmul_32_opt_Pipeline_loop281 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.177 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.505 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop281.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop282 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop282 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.282 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.506 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop282.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop282 
Execute       bind -model matrixmul_32_opt_Pipeline_loop282 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.507 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop282.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop283 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop283 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.259 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.508 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop283.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop283 
Execute       bind -model matrixmul_32_opt_Pipeline_loop283 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.509 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop283.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop284 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop284 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.308 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.510 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop284.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop284 
Execute       bind -model matrixmul_32_opt_Pipeline_loop284 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.167 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.511 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop284.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop285 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop285 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.315 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.513 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop285.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop285 
Execute       bind -model matrixmul_32_opt_Pipeline_loop285 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.514 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop285.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop286 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop286 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.515 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop286.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop286 
Execute       bind -model matrixmul_32_opt_Pipeline_loop286 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.516 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop286.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop287 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop287 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.269 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.517 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop287.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop287 
Execute       bind -model matrixmul_32_opt_Pipeline_loop287 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.519 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop287.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop288 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop288 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.520 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop288.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop288 
Execute       bind -model matrixmul_32_opt_Pipeline_loop288 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.176 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.521 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop288.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop289 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop289 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.269 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop289.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop289 
Execute       bind -model matrixmul_32_opt_Pipeline_loop289 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.524 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop289.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop290 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop290 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.278 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.525 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop290.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop290 
Execute       bind -model matrixmul_32_opt_Pipeline_loop290 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.527 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop290.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop291 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop291 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.272 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.528 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop291.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop291 
Execute       bind -model matrixmul_32_opt_Pipeline_loop291 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.174 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.529 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop291.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop292 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop292 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.285 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.531 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop292.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop292 
Execute       bind -model matrixmul_32_opt_Pipeline_loop292 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop292.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop293 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop293 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 134, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.292 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.533 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop293.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop293 
Execute       bind -model matrixmul_32_opt_Pipeline_loop293 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.187 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.534 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop293.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.534 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.201 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.534 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C294 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C294.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C294 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.197 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C294.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C295 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.167 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C295.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C295 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.173 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C295.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C296 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C296.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C296 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.226 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C296.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C297 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C297.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C297 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.177 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C297.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C298 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C298.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C298 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.198 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C298.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C299 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C299.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C299 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.201 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C299.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2100 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2100.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2100 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2100.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2101 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.175 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2101.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2101 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.179 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2101.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2102 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2102.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2102 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.219 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2102.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2103 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2103.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2103 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.252 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2103.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2104 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2104.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2104 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2104.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2105 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2105.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2105 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.213 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2105.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2106 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2106.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2106 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.215 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2106.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2107 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2107.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2107 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.192 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2107.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2108 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2108.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2108 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.187 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2108.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2109 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2109.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2109 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.223 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2109.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.179 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2110.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.226 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2111.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.192 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2112.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.198 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.205 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2113.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.196 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2114.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.201 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2115.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.191 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2116.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.201 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2117 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.179 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.543 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2117.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.197 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.543 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.543 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2118.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2118 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.206 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.543 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.242 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.543 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2119.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.186 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.544 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.544 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2120.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2120 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.214 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.544 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.186 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2121.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.202 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.209 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2122.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2122 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.203 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2123 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.199 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2123.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2123 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.213 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2123.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt_Pipeline_loop_output_C2124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       schedule -model matrixmul_32_opt_Pipeline_loop_output_C2124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.211 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul_32_opt_Pipeline_loop_output_C2124.
Execute       set_default_model matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       bind -model matrixmul_32_opt_Pipeline_loop_output_C2124 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.232 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.546 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.bind.adb -f 
INFO-FLOW: Finish binding matrixmul_32_opt_Pipeline_loop_output_C2124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_32_opt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul_32_opt 
Execute       schedule -model matrixmul_32_opt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.597 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.739 seconds; current allocated memory: 1.560 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.sched.adb -f 
Command       db_write done; 0.272 sec.
INFO-FLOW: Finish scheduling matrixmul_32_opt.
Execute       set_default_model matrixmul_32_opt 
Execute       bind -model matrixmul_32_opt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.428 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.764 seconds; current allocated memory: 1.563 GB.
Execute       syn_report -verbosereport -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.276 sec.
Execute       db_write -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.bind.adb -f 
Command       db_write done; 0.311 sec.
INFO-FLOW: Finish binding matrixmul_32_opt.
Execute       get_model_list matrixmul_32_opt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop263 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop264 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop265 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop266 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop267 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop268 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop269 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop270 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop271 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop272 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop273 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop274 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop275 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop276 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop277 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop278 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop279 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop280 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop281 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop282 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop283 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop284 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop285 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop286 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop287 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop288 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop289 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop290 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop291 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop292 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop293 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       rtl_gen_preprocess matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       rtl_gen_preprocess matrixmul_32_opt 
INFO-FLOW: Model list for RTL generation: matrixmul_32_opt_Pipeline_loop_input_A2 matrixmul_32_opt_Pipeline_loop_input_A21 matrixmul_32_opt_Pipeline_loop_input_A22 matrixmul_32_opt_Pipeline_loop_input_A23 matrixmul_32_opt_Pipeline_loop_input_A24 matrixmul_32_opt_Pipeline_loop_input_A25 matrixmul_32_opt_Pipeline_loop_input_A26 matrixmul_32_opt_Pipeline_loop_input_A27 matrixmul_32_opt_Pipeline_loop_input_A28 matrixmul_32_opt_Pipeline_loop_input_A29 matrixmul_32_opt_Pipeline_loop_input_A210 matrixmul_32_opt_Pipeline_loop_input_A211 matrixmul_32_opt_Pipeline_loop_input_A212 matrixmul_32_opt_Pipeline_loop_input_A213 matrixmul_32_opt_Pipeline_loop_input_A214 matrixmul_32_opt_Pipeline_loop_input_A215 matrixmul_32_opt_Pipeline_loop_input_A216 matrixmul_32_opt_Pipeline_loop_input_A217 matrixmul_32_opt_Pipeline_loop_input_A218 matrixmul_32_opt_Pipeline_loop_input_A219 matrixmul_32_opt_Pipeline_loop_input_A220 matrixmul_32_opt_Pipeline_loop_input_A221 matrixmul_32_opt_Pipeline_loop_input_A222 matrixmul_32_opt_Pipeline_loop_input_A223 matrixmul_32_opt_Pipeline_loop_input_A224 matrixmul_32_opt_Pipeline_loop_input_A225 matrixmul_32_opt_Pipeline_loop_input_A226 matrixmul_32_opt_Pipeline_loop_input_A227 matrixmul_32_opt_Pipeline_loop_input_A228 matrixmul_32_opt_Pipeline_loop_input_A229 matrixmul_32_opt_Pipeline_loop_input_A230 matrixmul_32_opt_Pipeline_loop_input_A231 matrixmul_32_opt_Pipeline_loop_input_B2 matrixmul_32_opt_Pipeline_loop_input_B232 matrixmul_32_opt_Pipeline_loop_input_B233 matrixmul_32_opt_Pipeline_loop_input_B234 matrixmul_32_opt_Pipeline_loop_input_B235 matrixmul_32_opt_Pipeline_loop_input_B236 matrixmul_32_opt_Pipeline_loop_input_B237 matrixmul_32_opt_Pipeline_loop_input_B238 matrixmul_32_opt_Pipeline_loop_input_B239 matrixmul_32_opt_Pipeline_loop_input_B240 matrixmul_32_opt_Pipeline_loop_input_B241 matrixmul_32_opt_Pipeline_loop_input_B242 matrixmul_32_opt_Pipeline_loop_input_B243 matrixmul_32_opt_Pipeline_loop_input_B244 matrixmul_32_opt_Pipeline_loop_input_B245 matrixmul_32_opt_Pipeline_loop_input_B246 matrixmul_32_opt_Pipeline_loop_input_B247 matrixmul_32_opt_Pipeline_loop_input_B248 matrixmul_32_opt_Pipeline_loop_input_B249 matrixmul_32_opt_Pipeline_loop_input_B250 matrixmul_32_opt_Pipeline_loop_input_B251 matrixmul_32_opt_Pipeline_loop_input_B252 matrixmul_32_opt_Pipeline_loop_input_B253 matrixmul_32_opt_Pipeline_loop_input_B254 matrixmul_32_opt_Pipeline_loop_input_B255 matrixmul_32_opt_Pipeline_loop_input_B256 matrixmul_32_opt_Pipeline_loop_input_B257 matrixmul_32_opt_Pipeline_loop_input_B258 matrixmul_32_opt_Pipeline_loop_input_B259 matrixmul_32_opt_Pipeline_loop_input_B260 matrixmul_32_opt_Pipeline_loop_input_B261 matrixmul_32_opt_Pipeline_loop_input_B262 matrixmul_32_opt_Pipeline_loop2 matrixmul_32_opt_Pipeline_loop263 matrixmul_32_opt_Pipeline_loop264 matrixmul_32_opt_Pipeline_loop265 matrixmul_32_opt_Pipeline_loop266 matrixmul_32_opt_Pipeline_loop267 matrixmul_32_opt_Pipeline_loop268 matrixmul_32_opt_Pipeline_loop269 matrixmul_32_opt_Pipeline_loop270 matrixmul_32_opt_Pipeline_loop271 matrixmul_32_opt_Pipeline_loop272 matrixmul_32_opt_Pipeline_loop273 matrixmul_32_opt_Pipeline_loop274 matrixmul_32_opt_Pipeline_loop275 matrixmul_32_opt_Pipeline_loop276 matrixmul_32_opt_Pipeline_loop277 matrixmul_32_opt_Pipeline_loop278 matrixmul_32_opt_Pipeline_loop279 matrixmul_32_opt_Pipeline_loop280 matrixmul_32_opt_Pipeline_loop281 matrixmul_32_opt_Pipeline_loop282 matrixmul_32_opt_Pipeline_loop283 matrixmul_32_opt_Pipeline_loop284 matrixmul_32_opt_Pipeline_loop285 matrixmul_32_opt_Pipeline_loop286 matrixmul_32_opt_Pipeline_loop287 matrixmul_32_opt_Pipeline_loop288 matrixmul_32_opt_Pipeline_loop289 matrixmul_32_opt_Pipeline_loop290 matrixmul_32_opt_Pipeline_loop291 matrixmul_32_opt_Pipeline_loop292 matrixmul_32_opt_Pipeline_loop293 matrixmul_32_opt_Pipeline_loop_output_C2 matrixmul_32_opt_Pipeline_loop_output_C294 matrixmul_32_opt_Pipeline_loop_output_C295 matrixmul_32_opt_Pipeline_loop_output_C296 matrixmul_32_opt_Pipeline_loop_output_C297 matrixmul_32_opt_Pipeline_loop_output_C298 matrixmul_32_opt_Pipeline_loop_output_C299 matrixmul_32_opt_Pipeline_loop_output_C2100 matrixmul_32_opt_Pipeline_loop_output_C2101 matrixmul_32_opt_Pipeline_loop_output_C2102 matrixmul_32_opt_Pipeline_loop_output_C2103 matrixmul_32_opt_Pipeline_loop_output_C2104 matrixmul_32_opt_Pipeline_loop_output_C2105 matrixmul_32_opt_Pipeline_loop_output_C2106 matrixmul_32_opt_Pipeline_loop_output_C2107 matrixmul_32_opt_Pipeline_loop_output_C2108 matrixmul_32_opt_Pipeline_loop_output_C2109 matrixmul_32_opt_Pipeline_loop_output_C2110 matrixmul_32_opt_Pipeline_loop_output_C2111 matrixmul_32_opt_Pipeline_loop_output_C2112 matrixmul_32_opt_Pipeline_loop_output_C2113 matrixmul_32_opt_Pipeline_loop_output_C2114 matrixmul_32_opt_Pipeline_loop_output_C2115 matrixmul_32_opt_Pipeline_loop_output_C2116 matrixmul_32_opt_Pipeline_loop_output_C2117 matrixmul_32_opt_Pipeline_loop_output_C2118 matrixmul_32_opt_Pipeline_loop_output_C2119 matrixmul_32_opt_Pipeline_loop_output_C2120 matrixmul_32_opt_Pipeline_loop_output_C2121 matrixmul_32_opt_Pipeline_loop_output_C2122 matrixmul_32_opt_Pipeline_loop_output_C2123 matrixmul_32_opt_Pipeline_loop_output_C2124 matrixmul_32_opt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A2 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A2' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A2'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.566 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A2 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A2 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A2 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A2_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A2_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A2 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A2 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A2 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A21 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A21' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A21'.
Command       create_rtl_model done; 0.147 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.569 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A21 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A21 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A21 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A21 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A21_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A21 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A21_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A21 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A21 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A21 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A21 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A22 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A22' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A22'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.573 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A22 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A22 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A22 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A22 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A22_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A22 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A22_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A22 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A22 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A22 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A22 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A23 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A23' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A23'.
Command       create_rtl_model done; 0.358 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.576 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A23 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A23 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A23 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A23 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A23_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A23 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A23_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A23 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A23 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A23 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A23 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A24 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A24' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A24'.
Command       create_rtl_model done; 0.298 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.580 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A24 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A24 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A24 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A24 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A24_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A24 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A24_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A24 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A24 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A24 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A24 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A25 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A25' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A25'.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 1.584 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A25 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A25 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A25 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A25 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A25_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A25 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A25_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A25 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A25 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A25 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A25 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A26 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A26' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A26'.
Command       create_rtl_model done; 0.298 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 1.588 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A26 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A26 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A26 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A26 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A26_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A26 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A26_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A26 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A26 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.adb 
Command       db_write done; 0.155 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A26 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A26 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A27 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A27' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A27'.
Command       create_rtl_model done; 0.507 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.485 seconds; current allocated memory: 1.591 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A27 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A27 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A27 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A27 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A27_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A27 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A27_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A27 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A27 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.adb 
Command       db_write done; 0.212 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A27 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A27 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A28 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A28' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A28'.
Command       create_rtl_model done; 0.512 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.926 seconds; current allocated memory: 1.594 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A28 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A28 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A28 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A28 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A28_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A28 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A28_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A28 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A28 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A28 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A28 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A29 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A29' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A29'.
Command       create_rtl_model done; 0.458 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.481 seconds; current allocated memory: 1.598 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A29 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A29 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A29 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A29 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A29_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A29 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A29_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A29 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A29 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A29 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A29 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A210 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A210' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A210'.
Command       create_rtl_model done; 0.406 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.485 seconds; current allocated memory: 1.601 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A210 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A210 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A210 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A210 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A210_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A210 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A210_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A210 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A210 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.adb 
Command       db_write done; 0.186 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A210 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A210 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A211 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A211' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A211'.
Command       create_rtl_model done; 0.672 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.604 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A211 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A211 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A211 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A211 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A211_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A211 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A211_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A211 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.118 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A211 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.adb 
Command       db_write done; 0.148 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A211 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A211 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211 
Command       gen_tb_info done; 0.108 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A212 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A212' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A212'.
Command       create_rtl_model done; 0.586 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.608 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A212 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A212 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A212 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A212 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A212_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A212 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A212_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A212 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.138 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A212 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.adb 
Command       db_write done; 0.162 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A212 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A212 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A213 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A213' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A213'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.458 seconds; current allocated memory: 1.612 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A213 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A213 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A213 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A213 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A213_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A213 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A213_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A213 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A213 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A213 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A213 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A214 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A214' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A214'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.615 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A214 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A214 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A214 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A214 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A214_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A214 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A214_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A214 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A214 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A214 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A214 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A215 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A215' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A215'.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.619 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A215 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A215 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A215 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A215 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A215_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A215 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A215_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A215 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A215 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A215 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A215 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A216 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A216' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A216'.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.622 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A216 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A216 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A216 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A216 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A216_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A216 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A216_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A216 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A216 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A216 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A216 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A217 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A217' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A217'.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.626 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A217 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A217 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A217 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A217 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A217_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A217 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A217_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A217 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A217 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A217 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A217 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A218 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A218' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A218'.
Command       create_rtl_model done; 0.172 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.630 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A218 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A218 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A218 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A218 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A218_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A218 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A218_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A218 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A218 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A218 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A218 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A219 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A219' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A219'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.633 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A219 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A219 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A219 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A219 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A219_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A219 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A219_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A219 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A219 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A219 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A219 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A220 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A220' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A220'.
Command       create_rtl_model done; 0.157 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.637 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A220 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A220 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A220 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A220 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A220_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A220 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A220_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A220 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A220 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A220 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A220 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A221 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A221' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A221'.
Command       create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.641 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A221 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A221 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A221 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A221 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A221_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A221 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A221_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A221 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A221 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A221 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A221 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A222 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A222' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A222'.
Command       create_rtl_model done; 0.151 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.644 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A222 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A222 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A222 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A222 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A222_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A222 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A222_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A222 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A222 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A222 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A222 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A223 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A223' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A223'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.647 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A223 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A223 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A223 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A223 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A223_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A223 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A223_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A223 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A223 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A223 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A223 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A224 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A224' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A224'.
Command       create_rtl_model done; 0.168 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.651 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A224 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A224 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A224 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A224 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A224_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A224 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A224_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A224 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A224 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A224 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A224 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A225 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A225' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A225'.
Command       create_rtl_model done; 0.184 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A225 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A225 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A225 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A225 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A225_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A225 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A225_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A225 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A225 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A225 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A225 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A226 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A226' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A226'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.658 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A226 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A226 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A226 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A226 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A226_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A226 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A226_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A226 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A226 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A226 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A226 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A227 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A227' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A227'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.662 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A227 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A227 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A227 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A227 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A227_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A227 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A227_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A227 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A227 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A227 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A227 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A228 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A228' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A228'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.666 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A228 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A228 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A228 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A228 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A228_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A228 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A228_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A228 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A228 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A228 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A228 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A229 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A229' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A229'.
Command       create_rtl_model done; 0.169 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.669 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A229 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A229 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A229 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A229 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A229_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A229 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A229_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A229 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A229 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A229 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A229 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A230 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A230' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A230'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.672 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A230 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A230 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A230 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A230 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A230_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A230 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A230_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A230 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A230 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A230 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A230 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_A231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_A231 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_A231' pipeline 'loop_input_A2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_A231'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 1.676 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A231 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_A231 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A231 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_A231 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A231_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_A231 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_A231_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_A231 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A231 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_A231 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_A231 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B2 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B2' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B2'.
Command       create_rtl_model done; 0.149 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.679 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B2 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B2 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B2 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B2_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B2_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B2 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B2 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B2 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B232 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B232' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B232'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.681 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B232 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B232 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B232 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B232 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B232_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B232 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B232_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B232 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B232 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B232 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B232 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B233 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B233' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B233'.
Command       create_rtl_model done; 0.156 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.682 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B233 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B233 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B233 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B233 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B233_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B233 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B233_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B233 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B233 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B233 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B233 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B234 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B234' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B234'.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.683 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B234 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B234 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B234 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B234 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B234_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B234 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B234_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B234 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B234 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B234 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B234 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B235 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B235' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B235'.
Command       create_rtl_model done; 0.164 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.683 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B235 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B235 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B235 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B235 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B235_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B235 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B235_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B235 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B235 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B235 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B235 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B236 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B236' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B236'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.684 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B236 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B236 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B236 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B236 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B236_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B236 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B236_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B236 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B236 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B236 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B236 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B237 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B237' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B237'.
Command       create_rtl_model done; 0.177 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.685 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B237 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B237 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B237 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B237 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B237_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B237 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B237_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B237 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B237 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B237 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B237 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B238 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B238' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B238'.
Command       create_rtl_model done; 0.157 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.686 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B238 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B238 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B238 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B238 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B238_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B238 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B238_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B238 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B238 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B238 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B238 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B239 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B239' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B239'.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.688 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B239 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B239 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B239 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B239 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B239_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B239 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B239_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B239 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B239 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B239 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B239 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B240 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B240' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B240'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.688 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B240 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B240 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B240 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B240 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B240_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B240 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B240_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B240 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B240 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B240 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B240 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B241 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B241' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B241'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.689 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B241 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B241 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B241 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B241 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B241_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B241 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B241_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B241 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B241 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B241 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B241 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B242 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B242' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B242'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.690 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B242 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B242 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B242 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B242 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B242_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B242 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B242_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B242 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B242 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B242 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B242 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B243 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B243' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B243'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.691 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B243 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B243 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B243 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B243 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B243_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B243 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B243_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B243 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B243 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B243 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B243 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B244 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B244' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B244'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.692 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B244 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B244 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B244 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B244 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B244_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B244 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B244_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B244 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B244 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B244 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B244 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B245 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B245' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B245'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.692 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B245 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B245 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B245 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B245 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B245_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B245 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B245_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B245 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B245 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B245 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B245 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B246 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B246' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B246'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.693 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B246 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B246 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B246 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B246 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B246_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B246 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B246_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B246 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B246 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B246 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B246 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B247 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B247' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B247'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.695 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B247 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B247 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B247 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B247 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B247_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B247 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B247_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B247 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B247 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B247 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B247 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B248 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B248' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B248'.
Command       create_rtl_model done; 0.143 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.696 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B248 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B248 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B248 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B248 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B248_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B248 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B248_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B248 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B248 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B248 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B248 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B249 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B249' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B249'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.697 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B249 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B249 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B249 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B249 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B249_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B249 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B249_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B249 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B249 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B249 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B249 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B250 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B250' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B250'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.698 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B250 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B250 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B250 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B250 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B250_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B250 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B250_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B250 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B250 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B250 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B250 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B251 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B251' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B251'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.699 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B251 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B251 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B251 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B251 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B251_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B251 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B251_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B251 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B251 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B251 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B251 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B252 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B252' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B252'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.699 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B252 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B252 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B252 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B252 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B252_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B252 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B252_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B252 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B252 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B252 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B252 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B253 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B253' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B253'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.700 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B253 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B253 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B253 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B253 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B253_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B253 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B253_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B253 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B253 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B253 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B253 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B254 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B254' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B254'.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.701 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B254 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B254 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B254 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B254 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B254_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B254 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B254_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B254 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B254 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B254 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B254 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B255 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B255' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B255'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B255 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B255 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B255 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B255 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B255_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B255 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B255_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B255 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B255 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B255 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B255 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B256 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B256' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B256'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.704 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B256 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B256 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B256 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B256 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B256_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B256 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B256_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B256 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B256 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B256 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B256 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B257 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B257' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B257'.
Command       create_rtl_model done; 0.431 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.704 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B257 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B257 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B257 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B257 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B257_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B257 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B257_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B257 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B257 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B257 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B257 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B258 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B258' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B258'.
Command       create_rtl_model done; 0.519 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.706 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B258 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B258 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B258 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B258 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B258_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B258 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B258_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B258 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B258 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B258 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B258 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B259 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B259' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B259'.
Command       create_rtl_model done; 0.351 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 1.707 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B259 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B259 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B259 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B259 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B259_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B259 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B259_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B259 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B259 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B259 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B259 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B260 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B260' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B260'.
Command       create_rtl_model done; 0.381 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.707 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B260 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B260 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B260 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B260 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B260_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B260 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B260_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B260 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B260 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B260 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B260 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B261 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B261' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B261'.
Command       create_rtl_model done; 0.269 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.709 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B261 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B261 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B261 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B261 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B261_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B261 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B261_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B261 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.103 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B261 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B261 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B261 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_input_B262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_input_B262 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_input_B262' pipeline 'loop_input_B2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_input_B262'.
Command       create_rtl_model done; 0.327 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.709 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B262 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_input_B262 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B262 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_input_B262 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B262_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_input_B262 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_input_B262_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_input_B262 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B262 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_input_B262 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_input_B262 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop2 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop2' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop2' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop2'.
Command       create_rtl_model done; 1.473 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.721 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop2 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop2 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop2 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop2 
Command       gen_rtl done; 0.162 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop2_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.206 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop2_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.148 sec.
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop2 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.adb 
Command       db_write done; 0.271 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop2 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop2 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop263 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop263' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop263' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop263'.
Command       create_rtl_model done; 2.479 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.756 seconds; current allocated memory: 1.733 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop263 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop263 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop263 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop263 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop263 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop263_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop263 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop263_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop263 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop263 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.adb 
Command       db_write done; 0.203 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop263 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop263 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop264 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop264' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop264' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop264'.
Command       create_rtl_model done; 1.364 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.25 seconds; current allocated memory: 1.746 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop264 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop264 
Command       gen_rtl done; 0.105 sec.
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop264 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop264 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop264 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop264_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop264 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop264_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.103 sec.
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop264 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop264 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.adb 
Command       db_write done; 0.193 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop264 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop264 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop265 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop265' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop265' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop265'.
Command       create_rtl_model done; 1.474 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.911 seconds; current allocated memory: 1.759 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop265 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop265 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop265 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop265 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop265 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop265_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop265 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop265_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop265 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop265 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.adb 
Command       db_write done; 0.129 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop265 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop265 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop266 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop266' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop266' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop266'.
Command       create_rtl_model done; 1.537 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.796 seconds; current allocated memory: 1.772 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop266 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop266 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop266 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop266 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop266 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop266_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop266 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop266_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop266 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop266 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.adb 
Command       db_write done; 0.125 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop266 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop266 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop267 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop267' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop267' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop267'.
Command       create_rtl_model done; 1.795 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.182 seconds; current allocated memory: 1.785 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop267 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop267 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop267 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop267 
Command       gen_rtl done; 0.128 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop267 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop267_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop267 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop267_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop267 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop267 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.adb 
Command       db_write done; 0.192 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop267 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop267 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267 
Command       gen_tb_info done; 0.105 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop268 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop268' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop268' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop268'.
Command       create_rtl_model done; 1.601 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.338 seconds; current allocated memory: 1.798 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop268 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop268 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop268 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop268 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop268 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop268_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop268 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop268_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop268 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.261 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop268 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.adb 
Command       db_write done; 0.197 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop268 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop268 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop269 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop269' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop269' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop269'.
Command       create_rtl_model done; 1.344 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.039 seconds; current allocated memory: 1.811 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop269 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop269 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop269 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop269 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop269 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop269_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop269 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop269_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop269 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop269 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.adb 
Command       db_write done; 0.194 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop269 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop269 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop270 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop270' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop270' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop270'.
Command       create_rtl_model done; 1.884 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.331 seconds; current allocated memory: 1.824 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop270 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop270 
Command       gen_rtl done; 0.112 sec.
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop270 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop270 
Command       gen_rtl done; 0.155 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop270 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop270_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.154 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop270 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop270_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop270 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.159 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop270 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop270 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop270 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop271 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop271' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop271' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop271'.
Command       create_rtl_model done; 1.406 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.894 seconds; current allocated memory: 1.836 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop271 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop271 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop271 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop271 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop271 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop271_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop271 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop271_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop271 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop271 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.adb 
Command       db_write done; 0.205 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop271 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop271 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop272 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop272' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop272' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop272'.
Command       create_rtl_model done; 1.334 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.901 seconds; current allocated memory: 1.850 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop272 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop272 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop272 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop272 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop272 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop272_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop272 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop272_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop272 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop272 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.adb 
Command       db_write done; 0.173 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop272 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop272 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop273 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop273' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop273' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop273'.
Command       create_rtl_model done; 1.614 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.909 seconds; current allocated memory: 1.862 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop273 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop273 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop273 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop273 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop273 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop273_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop273 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop273_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop273 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop273 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop273 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop273 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop274 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop274' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop274' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop274'.
Command       create_rtl_model done; 1.511 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.01 seconds; current allocated memory: 1.876 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop274 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop274 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop274 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop274 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop274 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop274_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.132 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop274 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop274_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop274 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop274 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop274 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop274 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop275 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop275' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop275' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop275'.
Command       create_rtl_model done; 1.425 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.677 seconds; current allocated memory: 1.889 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop275 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop275 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop275 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop275 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop275 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop275_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.174 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop275 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop275_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop275 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.125 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop275 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.adb 
Command       db_write done; 0.121 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop275 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop275 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop276 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop276' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop276' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop276'.
Command       create_rtl_model done; 1.454 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.744 seconds; current allocated memory: 1.901 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop276 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop276 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop276 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop276 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop276 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop276_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.157 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop276 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop276_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop276 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop276 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.adb 
Command       db_write done; 0.176 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop276 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop276 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop277 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop277' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop277' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop277'.
Command       create_rtl_model done; 1.998 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.536 seconds; current allocated memory: 1.915 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop277 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop277 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop277 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop277 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop277 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop277_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.125 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop277 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop277_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.116 sec.
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop277 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.114 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop277 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.adb 
Command       db_write done; 0.167 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop277 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop277 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop278 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop278' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop278' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop278'.
Command       create_rtl_model done; 1.949 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.546 seconds; current allocated memory: 1.928 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop278 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop278 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop278 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop278 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop278 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop278_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop278 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop278_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop278 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.115 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop278 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.adb 
Command       db_write done; 0.175 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop278 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop278 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop279 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop279' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop279' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop279'.
Command       create_rtl_model done; 1.715 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.367 seconds; current allocated memory: 1.941 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop279 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop279 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop279 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop279 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop279 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop279_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop279 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop279_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop279 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop279 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.adb 
Command       db_write done; 0.126 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop279 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop279 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop280 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop280' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop280' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop280'.
Command       create_rtl_model done; 1.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.378 seconds; current allocated memory: 1.954 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop280 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop280 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop280 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop280 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop280 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop280_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop280 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop280_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop280 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop280 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.adb 
Command       db_write done; 0.176 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop280 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop280 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop281 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop281' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop281' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop281'.
Command       create_rtl_model done; 1.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.652 seconds; current allocated memory: 1.968 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop281 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop281 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop281 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop281 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop281 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop281_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop281 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop281_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop281 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop281 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop281 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop281 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281 
Command       gen_tb_info done; 0.131 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop282 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop282' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop282' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop282'.
Command       create_rtl_model done; 1.477 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.803 seconds; current allocated memory: 1.980 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop282 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop282 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop282 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop282 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop282 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop282_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop282 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop282_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop282 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop282 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.adb 
Command       db_write done; 0.123 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop282 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop282 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop283 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop283' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop283' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop283'.
Command       create_rtl_model done; 1.499 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.607 seconds; current allocated memory: 1.993 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop283 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop283 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop283 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop283 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop283 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop283_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.143 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop283 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop283_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop283 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.121 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop283 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.adb 
Command       db_write done; 0.279 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop283 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop283 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop284 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop284' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop284' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop284'.
Command       create_rtl_model done; 1.335 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.006 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop284 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop284 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop284 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop284 
Command       gen_rtl done; 0.127 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop284 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop284_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop284 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop284_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop284 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.104 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop284 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.adb 
Command       db_write done; 0.211 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop284 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop284 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop285 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop285' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop285' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop285'.
Command       create_rtl_model done; 1.318 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.711 seconds; current allocated memory: 2.019 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop285 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop285 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop285 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop285 
Command       gen_rtl done; 0.113 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop285 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop285_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.175 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop285 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop285_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop285 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.211 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop285 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.adb 
Command       db_write done; 0.249 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop285 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop285 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop286 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop286' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop286' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop286'.
Command       create_rtl_model done; 1.692 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.868 seconds; current allocated memory: 2.033 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop286 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop286 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop286 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop286 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop286 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop286_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.142 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop286 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop286_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop286 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop286 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.adb 
Command       db_write done; 0.205 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop286 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop286 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop287 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop287' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop287' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop287'.
Command       create_rtl_model done; 1.955 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.294 seconds; current allocated memory: 2.046 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop287 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop287 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop287 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop287 
Command       gen_rtl done; 0.158 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop287 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop287_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.175 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop287 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop287_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.116 sec.
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop287 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.179 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop287 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.adb 
Command       db_write done; 0.307 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop287 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop287 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop288 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop288' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop288' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop288'.
Command       create_rtl_model done; 2.452 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.617 seconds; current allocated memory: 2.058 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop288 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop288 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop288 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop288 
Command       gen_rtl done; 0.102 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop288 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop288_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.159 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop288 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop288_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop288 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.216 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop288 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.adb 
Command       db_write done; 0.205 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop288 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop288 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop289 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop289' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop289' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop289'.
Command       create_rtl_model done; 2.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.191 seconds; current allocated memory: 2.072 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop289 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop289 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop289 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop289 
Command       gen_rtl done; 0.116 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop289 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop289_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.148 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop289 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop289_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop289 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.182 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop289 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.adb 
Command       db_write done; 0.124 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop289 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop289 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop290 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop290' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop290' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop290'.
Command       create_rtl_model done; 1.654 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.005 seconds; current allocated memory: 2.084 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop290 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop290 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop290 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop290 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop290 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop290_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop290 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop290_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop290 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.163 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop290 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.adb 
Command       db_write done; 0.125 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop290 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop290 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop291 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop291' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop291' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop291'.
Command       create_rtl_model done; 1.462 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.719 seconds; current allocated memory: 2.097 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop291 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop291 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop291 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop291 
Command       gen_rtl done; 0.166 sec.
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop291 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop291_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.385 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop291 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop291_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.133 sec.
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop291 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.307 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop291 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.adb 
Command       db_write done; 0.238 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop291 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop291 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop292 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop292' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop292' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop292'.
Command       create_rtl_model done; 1.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.821 seconds; current allocated memory: 2.110 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop292 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop292 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop292 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop292 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop292 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop292_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop292 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop292_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop292 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.157 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop292 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.adb 
Command       db_write done; 0.124 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop292 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop292 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop293 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop293' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_32_opt_Pipeline_loop293' is 11554 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop293'.
Command       create_rtl_model done; 1.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.893 seconds; current allocated memory: 2.123 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop293 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop293 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop293 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop293 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop293 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop293_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop293 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop293_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop293 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop293 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.adb 
Command       db_write done; 0.279 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop293 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop293 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.708 seconds; current allocated memory: 2.128 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C294 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C294' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C294'.
Command       create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.271 seconds; current allocated memory: 2.128 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C294 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C294 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C294 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C294 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C294_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C294 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C294_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C294 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C294 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C294 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C294 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C295 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C295' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C295'.
Command       create_rtl_model done; 0.423 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 2.129 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C295 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C295 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C295 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C295 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C295_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C295 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C295_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C295 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C295 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C295 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C295 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C296 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C296' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C296'.
Command       create_rtl_model done; 0.494 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 2.130 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C296 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C296 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C296 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C296 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C296_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C296 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C296_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C296 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C296 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C296 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C296 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C297 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C297' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C297'.
Command       create_rtl_model done; 0.497 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.364 seconds; current allocated memory: 2.131 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C297 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C297 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C297 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C297 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C297_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C297 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C297_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C297 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C297 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C297 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C297 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C298 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C298' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C298'.
Command       create_rtl_model done; 0.636 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 2.132 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C298 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C298 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C298 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C298 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C298_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.111 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C298 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C298_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C298 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C298 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C298 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C298 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C299 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C299' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C299'.
Command       create_rtl_model done; 0.496 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 2.133 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C299 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C299 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C299 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C299 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C299_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C299 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C299_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C299 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C299 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C299 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C299 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2100 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2100' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2100'.
Command       create_rtl_model done; 0.304 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 2.133 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2100 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2100 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2100 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2100 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2100_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2100 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2100_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2100 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2100 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2100 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2100 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2101 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2101' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2101'.
Command       create_rtl_model done; 0.359 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.919 seconds; current allocated memory: 2.134 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2101 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2101 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2101 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2101 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2101_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2101 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2101_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.101 sec.
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2101 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2101 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2101 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2101 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2102 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2102' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2102'.
Command       create_rtl_model done; 0.449 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.282 seconds; current allocated memory: 2.135 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2102 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2102 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2102 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2102 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2102_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2102 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2102_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2102 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2102 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2102 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2102 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2103 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2103' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2103'.
Command       create_rtl_model done; 0.414 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 2.136 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2103 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2103 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2103 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2103 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2103_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2103 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2103_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2103 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2103 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2103 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2103 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2104 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2104' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2104'.
Command       create_rtl_model done; 0.365 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.137 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2104 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2104 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2104 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2104 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2104_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2104 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2104_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2104 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2104 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2104 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2104 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2105 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2105' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2105'.
Command       create_rtl_model done; 0.296 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.035 seconds; current allocated memory: 2.138 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2105 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2105 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2105 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2105 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2105_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2105 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2105_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2105 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2105 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2105 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2105 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2106 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2106' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2106'.
Command       create_rtl_model done; 0.393 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 2.140 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2106 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2106 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2106 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2106 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2106_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2106 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2106_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2106 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2106 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2106 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2106 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2107 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2107' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2107'.
Command       create_rtl_model done; 0.349 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 2.140 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2107 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2107 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2107 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2107 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2107_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2107 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2107_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2107 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2107 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2107 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2107 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2108 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2108' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2108'.
Command       create_rtl_model done; 0.297 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 2.142 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2108 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2108 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2108 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2108 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2108_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2108 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2108_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2108 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2108 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2108 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2108 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2109 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2109' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2109'.
Command       create_rtl_model done; 0.356 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 2.142 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2109 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2109 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2109 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2109 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2109_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2109 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2109_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2109 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2109 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2109 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2109 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2110 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2110' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2110'.
Command       create_rtl_model done; 0.446 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 2.143 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2110 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2110 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2110 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2110 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2110_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2110 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2110_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2110 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2110 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2110 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2110 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2111 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2111' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2111'.
Command       create_rtl_model done; 0.276 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 2.144 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2111 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2111 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2111 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2111 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2111_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2111 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2111_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2111 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2111 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2111 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2111 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2112 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2112' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2112'.
Command       create_rtl_model done; 0.288 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.799 seconds; current allocated memory: 2.145 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2112 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2112 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2112 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2112 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2112_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2112 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2112_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2112 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2112 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2112 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2112 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2113 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2113' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2113'.
Command       create_rtl_model done; 0.899 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.853 seconds; current allocated memory: 2.146 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2113 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2113 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2113 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2113 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2113_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2113 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2113_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2113 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2113 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2113 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2113 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2114 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2114' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2114'.
Command       create_rtl_model done; 0.603 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.425 seconds; current allocated memory: 2.147 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2114 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2114 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2114 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2114 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2114_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2114 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2114_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2114 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2114 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2114 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2114 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2115 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2115' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2115'.
Command       create_rtl_model done; 0.435 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.093 seconds; current allocated memory: 2.148 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2115 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2115 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2115 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2115 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2115_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2115 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2115_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2115 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2115 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2115 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2115 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2116 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2116' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2116'.
Command       create_rtl_model done; 0.435 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 2.149 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2116 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2116 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2116 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2116 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2116_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.114 sec.
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2116 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2116_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2116 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2116 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2116 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2116 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2117 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2117' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2117'.
Command       create_rtl_model done; 0.354 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 2.150 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2117 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2117 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2117 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2117 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2117_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2117 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2117_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2117 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2117 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2117 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2117 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2118 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2118' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2118'.
Command       create_rtl_model done; 0.348 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.151 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2118 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2118 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2118 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2118 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2118_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2118 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2118_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2118 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2118 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2118 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2118 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2119 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2119' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2119'.
Command       create_rtl_model done; 0.384 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.152 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2119 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2119 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2119 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2119 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2119_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2119 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2119_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2119 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2119 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2119 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2119 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2120 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2120' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2120'.
Command       create_rtl_model done; 0.398 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 2.154 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2120 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2120 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2120 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2120 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2120_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2120 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2120_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2120 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2120 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2120 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2120 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2121 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2121' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2121'.
Command       create_rtl_model done; 0.453 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 2.154 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2121 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2121 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2121 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2121 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2121_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2121 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2121_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2121 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2121 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2121 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2121 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2122 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2122' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2122'.
Command       create_rtl_model done; 0.325 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 2.155 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2122 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2122 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2122 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2122 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2122_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2122 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2122_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2122 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2122 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2122 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2122 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2123 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2123' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2123'.
Command       create_rtl_model done; 0.462 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 2.156 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2123 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2123 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2123 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2123 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2123_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2123 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2123_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2123 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2123 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2123 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2123 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt_Pipeline_loop_output_C2124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt_Pipeline_loop_output_C2124 -top_prefix matrixmul_32_opt_ -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_32_opt_Pipeline_loop_output_C2124' pipeline 'loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt_Pipeline_loop_output_C2124'.
Command       create_rtl_model done; 0.516 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 2.157 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2124 -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       gen_rtl matrixmul_32_opt_Pipeline_loop_output_C2124 -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C2124 
Execute       syn_report -csynth -model matrixmul_32_opt_Pipeline_loop_output_C2124 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2124_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt_Pipeline_loop_output_C2124 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_Pipeline_loop_output_C2124_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt_Pipeline_loop_output_C2124 -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2124 -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.adb 
Execute       db_write -model matrixmul_32_opt_Pipeline_loop_output_C2124 -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt_Pipeline_loop_output_C2124 -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_32_opt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrixmul_32_opt -top_prefix  -sub_prefix matrixmul_32_opt_ -mg_file C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_32_opt/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_32_opt' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_32_opt'.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_32_opt_input_B_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 6.712 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 7.53 seconds; current allocated memory: 2.246 GB.
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul_32_opt -istop -style xilinx -f -lang vhdl -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/vhdl/matrixmul_32_opt 
Command       gen_rtl done; 0.545 sec.
Execute       gen_rtl matrixmul_32_opt -istop -style xilinx -f -lang vlog -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/verilog/matrixmul_32_opt 
Command       gen_rtl done; 0.542 sec.
Execute       syn_report -csynth -model matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/matrixmul_32_opt_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.317 sec.
Execute       db_write -model matrixmul_32_opt -f -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.adb 
Command       db_write done; 0.368 sec.
Execute       db_write -model matrixmul_32_opt -bindview -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrixmul_32_opt -p C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt 
Execute       export_constraint_db -f -tool general -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.constraint.tcl 
Execute       syn_report -designview -model matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.design.xml 
Command       syn_report done; 0.898 sec.
Execute       syn_report -csynthDesign -model matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth.rpt -MHOut C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -wcfg -model matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul_32_opt -o C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.protoinst 
Execute       sc_get_clocks matrixmul_32_opt 
Execute       sc_get_portdomain matrixmul_32_opt 
INFO-FLOW: Model list for RTL component generation: matrixmul_32_opt_Pipeline_loop_input_A2 matrixmul_32_opt_Pipeline_loop_input_A21 matrixmul_32_opt_Pipeline_loop_input_A22 matrixmul_32_opt_Pipeline_loop_input_A23 matrixmul_32_opt_Pipeline_loop_input_A24 matrixmul_32_opt_Pipeline_loop_input_A25 matrixmul_32_opt_Pipeline_loop_input_A26 matrixmul_32_opt_Pipeline_loop_input_A27 matrixmul_32_opt_Pipeline_loop_input_A28 matrixmul_32_opt_Pipeline_loop_input_A29 matrixmul_32_opt_Pipeline_loop_input_A210 matrixmul_32_opt_Pipeline_loop_input_A211 matrixmul_32_opt_Pipeline_loop_input_A212 matrixmul_32_opt_Pipeline_loop_input_A213 matrixmul_32_opt_Pipeline_loop_input_A214 matrixmul_32_opt_Pipeline_loop_input_A215 matrixmul_32_opt_Pipeline_loop_input_A216 matrixmul_32_opt_Pipeline_loop_input_A217 matrixmul_32_opt_Pipeline_loop_input_A218 matrixmul_32_opt_Pipeline_loop_input_A219 matrixmul_32_opt_Pipeline_loop_input_A220 matrixmul_32_opt_Pipeline_loop_input_A221 matrixmul_32_opt_Pipeline_loop_input_A222 matrixmul_32_opt_Pipeline_loop_input_A223 matrixmul_32_opt_Pipeline_loop_input_A224 matrixmul_32_opt_Pipeline_loop_input_A225 matrixmul_32_opt_Pipeline_loop_input_A226 matrixmul_32_opt_Pipeline_loop_input_A227 matrixmul_32_opt_Pipeline_loop_input_A228 matrixmul_32_opt_Pipeline_loop_input_A229 matrixmul_32_opt_Pipeline_loop_input_A230 matrixmul_32_opt_Pipeline_loop_input_A231 matrixmul_32_opt_Pipeline_loop_input_B2 matrixmul_32_opt_Pipeline_loop_input_B232 matrixmul_32_opt_Pipeline_loop_input_B233 matrixmul_32_opt_Pipeline_loop_input_B234 matrixmul_32_opt_Pipeline_loop_input_B235 matrixmul_32_opt_Pipeline_loop_input_B236 matrixmul_32_opt_Pipeline_loop_input_B237 matrixmul_32_opt_Pipeline_loop_input_B238 matrixmul_32_opt_Pipeline_loop_input_B239 matrixmul_32_opt_Pipeline_loop_input_B240 matrixmul_32_opt_Pipeline_loop_input_B241 matrixmul_32_opt_Pipeline_loop_input_B242 matrixmul_32_opt_Pipeline_loop_input_B243 matrixmul_32_opt_Pipeline_loop_input_B244 matrixmul_32_opt_Pipeline_loop_input_B245 matrixmul_32_opt_Pipeline_loop_input_B246 matrixmul_32_opt_Pipeline_loop_input_B247 matrixmul_32_opt_Pipeline_loop_input_B248 matrixmul_32_opt_Pipeline_loop_input_B249 matrixmul_32_opt_Pipeline_loop_input_B250 matrixmul_32_opt_Pipeline_loop_input_B251 matrixmul_32_opt_Pipeline_loop_input_B252 matrixmul_32_opt_Pipeline_loop_input_B253 matrixmul_32_opt_Pipeline_loop_input_B254 matrixmul_32_opt_Pipeline_loop_input_B255 matrixmul_32_opt_Pipeline_loop_input_B256 matrixmul_32_opt_Pipeline_loop_input_B257 matrixmul_32_opt_Pipeline_loop_input_B258 matrixmul_32_opt_Pipeline_loop_input_B259 matrixmul_32_opt_Pipeline_loop_input_B260 matrixmul_32_opt_Pipeline_loop_input_B261 matrixmul_32_opt_Pipeline_loop_input_B262 matrixmul_32_opt_Pipeline_loop2 matrixmul_32_opt_Pipeline_loop263 matrixmul_32_opt_Pipeline_loop264 matrixmul_32_opt_Pipeline_loop265 matrixmul_32_opt_Pipeline_loop266 matrixmul_32_opt_Pipeline_loop267 matrixmul_32_opt_Pipeline_loop268 matrixmul_32_opt_Pipeline_loop269 matrixmul_32_opt_Pipeline_loop270 matrixmul_32_opt_Pipeline_loop271 matrixmul_32_opt_Pipeline_loop272 matrixmul_32_opt_Pipeline_loop273 matrixmul_32_opt_Pipeline_loop274 matrixmul_32_opt_Pipeline_loop275 matrixmul_32_opt_Pipeline_loop276 matrixmul_32_opt_Pipeline_loop277 matrixmul_32_opt_Pipeline_loop278 matrixmul_32_opt_Pipeline_loop279 matrixmul_32_opt_Pipeline_loop280 matrixmul_32_opt_Pipeline_loop281 matrixmul_32_opt_Pipeline_loop282 matrixmul_32_opt_Pipeline_loop283 matrixmul_32_opt_Pipeline_loop284 matrixmul_32_opt_Pipeline_loop285 matrixmul_32_opt_Pipeline_loop286 matrixmul_32_opt_Pipeline_loop287 matrixmul_32_opt_Pipeline_loop288 matrixmul_32_opt_Pipeline_loop289 matrixmul_32_opt_Pipeline_loop290 matrixmul_32_opt_Pipeline_loop291 matrixmul_32_opt_Pipeline_loop292 matrixmul_32_opt_Pipeline_loop293 matrixmul_32_opt_Pipeline_loop_output_C2 matrixmul_32_opt_Pipeline_loop_output_C294 matrixmul_32_opt_Pipeline_loop_output_C295 matrixmul_32_opt_Pipeline_loop_output_C296 matrixmul_32_opt_Pipeline_loop_output_C297 matrixmul_32_opt_Pipeline_loop_output_C298 matrixmul_32_opt_Pipeline_loop_output_C299 matrixmul_32_opt_Pipeline_loop_output_C2100 matrixmul_32_opt_Pipeline_loop_output_C2101 matrixmul_32_opt_Pipeline_loop_output_C2102 matrixmul_32_opt_Pipeline_loop_output_C2103 matrixmul_32_opt_Pipeline_loop_output_C2104 matrixmul_32_opt_Pipeline_loop_output_C2105 matrixmul_32_opt_Pipeline_loop_output_C2106 matrixmul_32_opt_Pipeline_loop_output_C2107 matrixmul_32_opt_Pipeline_loop_output_C2108 matrixmul_32_opt_Pipeline_loop_output_C2109 matrixmul_32_opt_Pipeline_loop_output_C2110 matrixmul_32_opt_Pipeline_loop_output_C2111 matrixmul_32_opt_Pipeline_loop_output_C2112 matrixmul_32_opt_Pipeline_loop_output_C2113 matrixmul_32_opt_Pipeline_loop_output_C2114 matrixmul_32_opt_Pipeline_loop_output_C2115 matrixmul_32_opt_Pipeline_loop_output_C2116 matrixmul_32_opt_Pipeline_loop_output_C2117 matrixmul_32_opt_Pipeline_loop_output_C2118 matrixmul_32_opt_Pipeline_loop_output_C2119 matrixmul_32_opt_Pipeline_loop_output_C2120 matrixmul_32_opt_Pipeline_loop_output_C2121 matrixmul_32_opt_Pipeline_loop_output_C2122 matrixmul_32_opt_Pipeline_loop_output_C2123 matrixmul_32_opt_Pipeline_loop_output_C2124 matrixmul_32_opt
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A2] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A21] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A22] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A23] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A24] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A25] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A26] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A27] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A28] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A29] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A210] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A211] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A212] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A213] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A214] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A215] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A216] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A217] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A218] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A219] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A220] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A221] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A222] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A223] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A224] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A225] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A226] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A227] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A228] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A229] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A230] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_A231] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B2] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B232] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B233] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B234] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B235] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B236] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B237] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B238] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B239] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B240] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B241] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B242] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B243] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B244] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B245] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B246] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B247] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B248] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B249] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B250] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B251] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B252] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B253] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B254] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B255] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B256] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B257] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B258] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B259] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B260] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B261] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_input_B262] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop2] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop263] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop264] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop265] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop266] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop267] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop268] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop269] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop270] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop271] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop272] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop273] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop274] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop275] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop276] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop277] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop278] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop279] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop280] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop281] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop282] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop283] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop284] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop285] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop286] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop287] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop288] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop289] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop290] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop291] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop292] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop293] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C294] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C295] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C296] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C297] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C298] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C299] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2100] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2101] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2102] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2103] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2104] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2105] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2106] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2107] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2108] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2109] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2110] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2111] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2112] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2113] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2114] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2115] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2116] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2117] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2118] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2119] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2120] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2121] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2122] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2123] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt_Pipeline_loop_output_C2124] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrixmul_32_opt] ... 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.compgen.tcl 
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component matrixmul_32_opt_input_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model matrixmul_32_opt_input_B_RAM_AUTO_1R1W
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Found component matrixmul_32_opt_regslice_both.
INFO-FLOW: Append model matrixmul_32_opt_regslice_both
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A2
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A21
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A22
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A23
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A24
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A25
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A26
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A27
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A28
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A29
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A210
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A211
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A212
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A213
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A214
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A215
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A216
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A217
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A218
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A219
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A220
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A221
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A222
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A223
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A224
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A225
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A226
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A227
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A228
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A229
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A230
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_A231
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B2
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B232
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B233
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B234
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B235
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B236
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B237
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B238
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B239
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B240
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B241
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B242
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B243
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B244
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B245
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B246
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B247
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B248
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B249
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B250
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B251
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B252
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B253
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B254
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B255
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B256
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B257
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B258
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B259
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B260
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B261
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_input_B262
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop2
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop263
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop264
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop265
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop266
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop267
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop268
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop269
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop270
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop271
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop272
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop273
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop274
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop275
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop276
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop277
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop278
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop279
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop280
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop281
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop282
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop283
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop284
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop285
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop286
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop287
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop288
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop289
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop290
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop291
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop292
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop293
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C294
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C295
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C296
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C297
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C298
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C299
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2100
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2101
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2102
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2103
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2104
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2105
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2106
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2107
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2108
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2109
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2110
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2111
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2112
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2113
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2114
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2115
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2116
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2117
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2118
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2119
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2120
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2121
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2122
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2123
INFO-FLOW: Append model matrixmul_32_opt_Pipeline_loop_output_C2124
INFO-FLOW: Append model matrixmul_32_opt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_flow_control_loop_pipe_sequential_init matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1 matrixmul_32_opt_input_B_RAM_AUTO_1R1W matrixmul_32_opt_regslice_both matrixmul_32_opt_regslice_both matrixmul_32_opt_regslice_both matrixmul_32_opt_regslice_both matrixmul_32_opt_regslice_both matrixmul_32_opt_regslice_both matrixmul_32_opt_regslice_both matrixmul_32_opt_regslice_both matrixmul_32_opt_Pipeline_loop_input_A2 matrixmul_32_opt_Pipeline_loop_input_A21 matrixmul_32_opt_Pipeline_loop_input_A22 matrixmul_32_opt_Pipeline_loop_input_A23 matrixmul_32_opt_Pipeline_loop_input_A24 matrixmul_32_opt_Pipeline_loop_input_A25 matrixmul_32_opt_Pipeline_loop_input_A26 matrixmul_32_opt_Pipeline_loop_input_A27 matrixmul_32_opt_Pipeline_loop_input_A28 matrixmul_32_opt_Pipeline_loop_input_A29 matrixmul_32_opt_Pipeline_loop_input_A210 matrixmul_32_opt_Pipeline_loop_input_A211 matrixmul_32_opt_Pipeline_loop_input_A212 matrixmul_32_opt_Pipeline_loop_input_A213 matrixmul_32_opt_Pipeline_loop_input_A214 matrixmul_32_opt_Pipeline_loop_input_A215 matrixmul_32_opt_Pipeline_loop_input_A216 matrixmul_32_opt_Pipeline_loop_input_A217 matrixmul_32_opt_Pipeline_loop_input_A218 matrixmul_32_opt_Pipeline_loop_input_A219 matrixmul_32_opt_Pipeline_loop_input_A220 matrixmul_32_opt_Pipeline_loop_input_A221 matrixmul_32_opt_Pipeline_loop_input_A222 matrixmul_32_opt_Pipeline_loop_input_A223 matrixmul_32_opt_Pipeline_loop_input_A224 matrixmul_32_opt_Pipeline_loop_input_A225 matrixmul_32_opt_Pipeline_loop_input_A226 matrixmul_32_opt_Pipeline_loop_input_A227 matrixmul_32_opt_Pipeline_loop_input_A228 matrixmul_32_opt_Pipeline_loop_input_A229 matrixmul_32_opt_Pipeline_loop_input_A230 matrixmul_32_opt_Pipeline_loop_input_A231 matrixmul_32_opt_Pipeline_loop_input_B2 matrixmul_32_opt_Pipeline_loop_input_B232 matrixmul_32_opt_Pipeline_loop_input_B233 matrixmul_32_opt_Pipeline_loop_input_B234 matrixmul_32_opt_Pipeline_loop_input_B235 matrixmul_32_opt_Pipeline_loop_input_B236 matrixmul_32_opt_Pipeline_loop_input_B237 matrixmul_32_opt_Pipeline_loop_input_B238 matrixmul_32_opt_Pipeline_loop_input_B239 matrixmul_32_opt_Pipeline_loop_input_B240 matrixmul_32_opt_Pipeline_loop_input_B241 matrixmul_32_opt_Pipeline_loop_input_B242 matrixmul_32_opt_Pipeline_loop_input_B243 matrixmul_32_opt_Pipeline_loop_input_B244 matrixmul_32_opt_Pipeline_loop_input_B245 matrixmul_32_opt_Pipeline_loop_input_B246 matrixmul_32_opt_Pipeline_loop_input_B247 matrixmul_32_opt_Pipeline_loop_input_B248 matrixmul_32_opt_Pipeline_loop_input_B249 matrixmul_32_opt_Pipeline_loop_input_B250 matrixmul_32_opt_Pipeline_loop_input_B251 matrixmul_32_opt_Pipeline_loop_input_B252 matrixmul_32_opt_Pipeline_loop_input_B253 matrixmul_32_opt_Pipeline_loop_input_B254 matrixmul_32_opt_Pipeline_loop_input_B255 matrixmul_32_opt_Pipeline_loop_input_B256 matrixmul_32_opt_Pipeline_loop_input_B257 matrixmul_32_opt_Pipeline_loop_input_B258 matrixmul_32_opt_Pipeline_loop_input_B259 matrixmul_32_opt_Pipeline_loop_input_B260 matrixmul_32_opt_Pipeline_loop_input_B261 matrixmul_32_opt_Pipeline_loop_input_B262 matrixmul_32_opt_Pipeline_loop2 matrixmul_32_opt_Pipeline_loop263 matrixmul_32_opt_Pipeline_loop264 matrixmul_32_opt_Pipeline_loop265 matrixmul_32_opt_Pipeline_loop266 matrixmul_32_opt_Pipeline_loop267 matrixmul_32_opt_Pipeline_loop268 matrixmul_32_opt_Pipeline_loop269 matrixmul_32_opt_Pipeline_loop270 matrixmul_32_opt_Pipeline_loop271 matrixmul_32_opt_Pipeline_loop272 matrixmul_32_opt_Pipeline_loop273 matrixmul_32_opt_Pipeline_loop274 matrixmul_32_opt_Pipeline_loop275 matrixmul_32_opt_Pipeline_loop276 matrixmul_32_opt_Pipeline_loop277 matrixmul_32_opt_Pipeline_loop278 matrixmul_32_opt_Pipeline_loop279 matrixmul_32_opt_Pipeline_loop280 matrixmul_32_opt_Pipeline_loop281 matrixmul_32_opt_Pipeline_loop282 matrixmul_32_opt_Pipeline_loop283 matrixmul_32_opt_Pipeline_loop284 matrixmul_32_opt_Pipeline_loop285 matrixmul_32_opt_Pipeline_loop286 matrixmul_32_opt_Pipeline_loop287 matrixmul_32_opt_Pipeline_loop288 matrixmul_32_opt_Pipeline_loop289 matrixmul_32_opt_Pipeline_loop290 matrixmul_32_opt_Pipeline_loop291 matrixmul_32_opt_Pipeline_loop292 matrixmul_32_opt_Pipeline_loop293 matrixmul_32_opt_Pipeline_loop_output_C2 matrixmul_32_opt_Pipeline_loop_output_C294 matrixmul_32_opt_Pipeline_loop_output_C295 matrixmul_32_opt_Pipeline_loop_output_C296 matrixmul_32_opt_Pipeline_loop_output_C297 matrixmul_32_opt_Pipeline_loop_output_C298 matrixmul_32_opt_Pipeline_loop_output_C299 matrixmul_32_opt_Pipeline_loop_output_C2100 matrixmul_32_opt_Pipeline_loop_output_C2101 matrixmul_32_opt_Pipeline_loop_output_C2102 matrixmul_32_opt_Pipeline_loop_output_C2103 matrixmul_32_opt_Pipeline_loop_output_C2104 matrixmul_32_opt_Pipeline_loop_output_C2105 matrixmul_32_opt_Pipeline_loop_output_C2106 matrixmul_32_opt_Pipeline_loop_output_C2107 matrixmul_32_opt_Pipeline_loop_output_C2108 matrixmul_32_opt_Pipeline_loop_output_C2109 matrixmul_32_opt_Pipeline_loop_output_C2110 matrixmul_32_opt_Pipeline_loop_output_C2111 matrixmul_32_opt_Pipeline_loop_output_C2112 matrixmul_32_opt_Pipeline_loop_output_C2113 matrixmul_32_opt_Pipeline_loop_output_C2114 matrixmul_32_opt_Pipeline_loop_output_C2115 matrixmul_32_opt_Pipeline_loop_output_C2116 matrixmul_32_opt_Pipeline_loop_output_C2117 matrixmul_32_opt_Pipeline_loop_output_C2118 matrixmul_32_opt_Pipeline_loop_output_C2119 matrixmul_32_opt_Pipeline_loop_output_C2120 matrixmul_32_opt_Pipeline_loop_output_C2121 matrixmul_32_opt_Pipeline_loop_output_C2122 matrixmul_32_opt_Pipeline_loop_output_C2123 matrixmul_32_opt_Pipeline_loop_output_C2124 matrixmul_32_opt
INFO-FLOW: Generating C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model matrixmul_32_opt_input_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_regslice_both
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A2
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A21
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A22
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A23
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A24
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A25
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A26
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A27
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A28
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A29
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A210
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A211
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A212
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A213
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A214
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A215
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A216
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A217
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A218
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A219
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A220
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A221
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A222
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A223
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A224
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A225
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A226
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A227
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A228
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A229
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A230
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_A231
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B2
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B232
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B233
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B234
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B235
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B236
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B237
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B238
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B239
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B240
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B241
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B242
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B243
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B244
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B245
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B246
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B247
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B248
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B249
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B250
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B251
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B252
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B253
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B254
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B255
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B256
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B257
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B258
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B259
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B260
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B261
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_input_B262
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop2
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop263
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop264
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop265
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop266
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop267
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop268
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop269
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop270
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop271
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop272
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop273
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop274
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop275
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop276
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop277
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop278
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop279
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop280
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop281
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop282
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop283
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop284
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop285
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop286
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop287
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop288
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop289
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop290
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop291
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop292
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop293
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C294
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C295
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C296
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C297
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C298
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C299
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2100
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2101
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2102
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2103
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2104
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2105
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2106
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2107
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2108
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2109
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2110
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2111
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2112
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2113
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2114
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2115
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2116
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2117
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2118
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2119
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2120
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2121
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2122
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2123
INFO-FLOW: To file: write model matrixmul_32_opt_Pipeline_loop_output_C2124
INFO-FLOW: To file: write model matrixmul_32_opt
INFO-FLOW: Generating C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx_2024_ent/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/vlog' tclDir='C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db' modelList='matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_input_B_RAM_AUTO_1R1W
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_Pipeline_loop_input_A2
matrixmul_32_opt_Pipeline_loop_input_A21
matrixmul_32_opt_Pipeline_loop_input_A22
matrixmul_32_opt_Pipeline_loop_input_A23
matrixmul_32_opt_Pipeline_loop_input_A24
matrixmul_32_opt_Pipeline_loop_input_A25
matrixmul_32_opt_Pipeline_loop_input_A26
matrixmul_32_opt_Pipeline_loop_input_A27
matrixmul_32_opt_Pipeline_loop_input_A28
matrixmul_32_opt_Pipeline_loop_input_A29
matrixmul_32_opt_Pipeline_loop_input_A210
matrixmul_32_opt_Pipeline_loop_input_A211
matrixmul_32_opt_Pipeline_loop_input_A212
matrixmul_32_opt_Pipeline_loop_input_A213
matrixmul_32_opt_Pipeline_loop_input_A214
matrixmul_32_opt_Pipeline_loop_input_A215
matrixmul_32_opt_Pipeline_loop_input_A216
matrixmul_32_opt_Pipeline_loop_input_A217
matrixmul_32_opt_Pipeline_loop_input_A218
matrixmul_32_opt_Pipeline_loop_input_A219
matrixmul_32_opt_Pipeline_loop_input_A220
matrixmul_32_opt_Pipeline_loop_input_A221
matrixmul_32_opt_Pipeline_loop_input_A222
matrixmul_32_opt_Pipeline_loop_input_A223
matrixmul_32_opt_Pipeline_loop_input_A224
matrixmul_32_opt_Pipeline_loop_input_A225
matrixmul_32_opt_Pipeline_loop_input_A226
matrixmul_32_opt_Pipeline_loop_input_A227
matrixmul_32_opt_Pipeline_loop_input_A228
matrixmul_32_opt_Pipeline_loop_input_A229
matrixmul_32_opt_Pipeline_loop_input_A230
matrixmul_32_opt_Pipeline_loop_input_A231
matrixmul_32_opt_Pipeline_loop_input_B2
matrixmul_32_opt_Pipeline_loop_input_B232
matrixmul_32_opt_Pipeline_loop_input_B233
matrixmul_32_opt_Pipeline_loop_input_B234
matrixmul_32_opt_Pipeline_loop_input_B235
matrixmul_32_opt_Pipeline_loop_input_B236
matrixmul_32_opt_Pipeline_loop_input_B237
matrixmul_32_opt_Pipeline_loop_input_B238
matrixmul_32_opt_Pipeline_loop_input_B239
matrixmul_32_opt_Pipeline_loop_input_B240
matrixmul_32_opt_Pipeline_loop_input_B241
matrixmul_32_opt_Pipeline_loop_input_B242
matrixmul_32_opt_Pipeline_loop_input_B243
matrixmul_32_opt_Pipeline_loop_input_B244
matrixmul_32_opt_Pipeline_loop_input_B245
matrixmul_32_opt_Pipeline_loop_input_B246
matrixmul_32_opt_Pipeline_loop_input_B247
matrixmul_32_opt_Pipeline_loop_input_B248
matrixmul_32_opt_Pipeline_loop_input_B249
matrixmul_32_opt_Pipeline_loop_input_B250
matrixmul_32_opt_Pipeline_loop_input_B251
matrixmul_32_opt_Pipeline_loop_input_B252
matrixmul_32_opt_Pipeline_loop_input_B253
matrixmul_32_opt_Pipeline_loop_input_B254
matrixmul_32_opt_Pipeline_loop_input_B255
matrixmul_32_opt_Pipeline_loop_input_B256
matrixmul_32_opt_Pipeline_loop_input_B257
matrixmul_32_opt_Pipeline_loop_input_B258
matrixmul_32_opt_Pipeline_loop_input_B259
matrixmul_32_opt_Pipeline_loop_input_B260
matrixmul_32_opt_Pipeline_loop_input_B261
matrixmul_32_opt_Pipeline_loop_input_B262
matrixmul_32_opt_Pipeline_loop2
matrixmul_32_opt_Pipeline_loop263
matrixmul_32_opt_Pipeline_loop264
matrixmul_32_opt_Pipeline_loop265
matrixmul_32_opt_Pipeline_loop266
matrixmul_32_opt_Pipeline_loop267
matrixmul_32_opt_Pipeline_loop268
matrixmul_32_opt_Pipeline_loop269
matrixmul_32_opt_Pipeline_loop270
matrixmul_32_opt_Pipeline_loop271
matrixmul_32_opt_Pipeline_loop272
matrixmul_32_opt_Pipeline_loop273
matrixmul_32_opt_Pipeline_loop274
matrixmul_32_opt_Pipeline_loop275
matrixmul_32_opt_Pipeline_loop276
matrixmul_32_opt_Pipeline_loop277
matrixmul_32_opt_Pipeline_loop278
matrixmul_32_opt_Pipeline_loop279
matrixmul_32_opt_Pipeline_loop280
matrixmul_32_opt_Pipeline_loop281
matrixmul_32_opt_Pipeline_loop282
matrixmul_32_opt_Pipeline_loop283
matrixmul_32_opt_Pipeline_loop284
matrixmul_32_opt_Pipeline_loop285
matrixmul_32_opt_Pipeline_loop286
matrixmul_32_opt_Pipeline_loop287
matrixmul_32_opt_Pipeline_loop288
matrixmul_32_opt_Pipeline_loop289
matrixmul_32_opt_Pipeline_loop290
matrixmul_32_opt_Pipeline_loop291
matrixmul_32_opt_Pipeline_loop292
matrixmul_32_opt_Pipeline_loop293
matrixmul_32_opt_Pipeline_loop_output_C2
matrixmul_32_opt_Pipeline_loop_output_C294
matrixmul_32_opt_Pipeline_loop_output_C295
matrixmul_32_opt_Pipeline_loop_output_C296
matrixmul_32_opt_Pipeline_loop_output_C297
matrixmul_32_opt_Pipeline_loop_output_C298
matrixmul_32_opt_Pipeline_loop_output_C299
matrixmul_32_opt_Pipeline_loop_output_C2100
matrixmul_32_opt_Pipeline_loop_output_C2101
matrixmul_32_opt_Pipeline_loop_output_C2102
matrixmul_32_opt_Pipeline_loop_output_C2103
matrixmul_32_opt_Pipeline_loop_output_C2104
matrixmul_32_opt_Pipeline_loop_output_C2105
matrixmul_32_opt_Pipeline_loop_output_C2106
matrixmul_32_opt_Pipeline_loop_output_C2107
matrixmul_32_opt_Pipeline_loop_output_C2108
matrixmul_32_opt_Pipeline_loop_output_C2109
matrixmul_32_opt_Pipeline_loop_output_C2110
matrixmul_32_opt_Pipeline_loop_output_C2111
matrixmul_32_opt_Pipeline_loop_output_C2112
matrixmul_32_opt_Pipeline_loop_output_C2113
matrixmul_32_opt_Pipeline_loop_output_C2114
matrixmul_32_opt_Pipeline_loop_output_C2115
matrixmul_32_opt_Pipeline_loop_output_C2116
matrixmul_32_opt_Pipeline_loop_output_C2117
matrixmul_32_opt_Pipeline_loop_output_C2118
matrixmul_32_opt_Pipeline_loop_output_C2119
matrixmul_32_opt_Pipeline_loop_output_C2120
matrixmul_32_opt_Pipeline_loop_output_C2121
matrixmul_32_opt_Pipeline_loop_output_C2122
matrixmul_32_opt_Pipeline_loop_output_C2123
matrixmul_32_opt_Pipeline_loop_output_C2124
matrixmul_32_opt
' expOnly='0'
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.compgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.156 seconds; current allocated memory: 2.296 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='matrixmul_32_opt_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_flow_control_loop_pipe_sequential_init
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1
matrixmul_32_opt_input_B_RAM_AUTO_1R1W
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_regslice_both
matrixmul_32_opt_Pipeline_loop_input_A2
matrixmul_32_opt_Pipeline_loop_input_A21
matrixmul_32_opt_Pipeline_loop_input_A22
matrixmul_32_opt_Pipeline_loop_input_A23
matrixmul_32_opt_Pipeline_loop_input_A24
matrixmul_32_opt_Pipeline_loop_input_A25
matrixmul_32_opt_Pipeline_loop_input_A26
matrixmul_32_opt_Pipeline_loop_input_A27
matrixmul_32_opt_Pipeline_loop_input_A28
matrixmul_32_opt_Pipeline_loop_input_A29
matrixmul_32_opt_Pipeline_loop_input_A210
matrixmul_32_opt_Pipeline_loop_input_A211
matrixmul_32_opt_Pipeline_loop_input_A212
matrixmul_32_opt_Pipeline_loop_input_A213
matrixmul_32_opt_Pipeline_loop_input_A214
matrixmul_32_opt_Pipeline_loop_input_A215
matrixmul_32_opt_Pipeline_loop_input_A216
matrixmul_32_opt_Pipeline_loop_input_A217
matrixmul_32_opt_Pipeline_loop_input_A218
matrixmul_32_opt_Pipeline_loop_input_A219
matrixmul_32_opt_Pipeline_loop_input_A220
matrixmul_32_opt_Pipeline_loop_input_A221
matrixmul_32_opt_Pipeline_loop_input_A222
matrixmul_32_opt_Pipeline_loop_input_A223
matrixmul_32_opt_Pipeline_loop_input_A224
matrixmul_32_opt_Pipeline_loop_input_A225
matrixmul_32_opt_Pipeline_loop_input_A226
matrixmul_32_opt_Pipeline_loop_input_A227
matrixmul_32_opt_Pipeline_loop_input_A228
matrixmul_32_opt_Pipeline_loop_input_A229
matrixmul_32_opt_Pipeline_loop_input_A230
matrixmul_32_opt_Pipeline_loop_input_A231
matrixmul_32_opt_Pipeline_loop_input_B2
matrixmul_32_opt_Pipeline_loop_input_B232
matrixmul_32_opt_Pipeline_loop_input_B233
matrixmul_32_opt_Pipeline_loop_input_B234
matrixmul_32_opt_Pipeline_loop_input_B235
matrixmul_32_opt_Pipeline_loop_input_B236
matrixmul_32_opt_Pipeline_loop_input_B237
matrixmul_32_opt_Pipeline_loop_input_B238
matrixmul_32_opt_Pipeline_loop_input_B239
matrixmul_32_opt_Pipeline_loop_input_B240
matrixmul_32_opt_Pipeline_loop_input_B241
matrixmul_32_opt_Pipeline_loop_input_B242
matrixmul_32_opt_Pipeline_loop_input_B243
matrixmul_32_opt_Pipeline_loop_input_B244
matrixmul_32_opt_Pipeline_loop_input_B245
matrixmul_32_opt_Pipeline_loop_input_B246
matrixmul_32_opt_Pipeline_loop_input_B247
matrixmul_32_opt_Pipeline_loop_input_B248
matrixmul_32_opt_Pipeline_loop_input_B249
matrixmul_32_opt_Pipeline_loop_input_B250
matrixmul_32_opt_Pipeline_loop_input_B251
matrixmul_32_opt_Pipeline_loop_input_B252
matrixmul_32_opt_Pipeline_loop_input_B253
matrixmul_32_opt_Pipeline_loop_input_B254
matrixmul_32_opt_Pipeline_loop_input_B255
matrixmul_32_opt_Pipeline_loop_input_B256
matrixmul_32_opt_Pipeline_loop_input_B257
matrixmul_32_opt_Pipeline_loop_input_B258
matrixmul_32_opt_Pipeline_loop_input_B259
matrixmul_32_opt_Pipeline_loop_input_B260
matrixmul_32_opt_Pipeline_loop_input_B261
matrixmul_32_opt_Pipeline_loop_input_B262
matrixmul_32_opt_Pipeline_loop2
matrixmul_32_opt_Pipeline_loop263
matrixmul_32_opt_Pipeline_loop264
matrixmul_32_opt_Pipeline_loop265
matrixmul_32_opt_Pipeline_loop266
matrixmul_32_opt_Pipeline_loop267
matrixmul_32_opt_Pipeline_loop268
matrixmul_32_opt_Pipeline_loop269
matrixmul_32_opt_Pipeline_loop270
matrixmul_32_opt_Pipeline_loop271
matrixmul_32_opt_Pipeline_loop272
matrixmul_32_opt_Pipeline_loop273
matrixmul_32_opt_Pipeline_loop274
matrixmul_32_opt_Pipeline_loop275
matrixmul_32_opt_Pipeline_loop276
matrixmul_32_opt_Pipeline_loop277
matrixmul_32_opt_Pipeline_loop278
matrixmul_32_opt_Pipeline_loop279
matrixmul_32_opt_Pipeline_loop280
matrixmul_32_opt_Pipeline_loop281
matrixmul_32_opt_Pipeline_loop282
matrixmul_32_opt_Pipeline_loop283
matrixmul_32_opt_Pipeline_loop284
matrixmul_32_opt_Pipeline_loop285
matrixmul_32_opt_Pipeline_loop286
matrixmul_32_opt_Pipeline_loop287
matrixmul_32_opt_Pipeline_loop288
matrixmul_32_opt_Pipeline_loop289
matrixmul_32_opt_Pipeline_loop290
matrixmul_32_opt_Pipeline_loop291
matrixmul_32_opt_Pipeline_loop292
matrixmul_32_opt_Pipeline_loop293
matrixmul_32_opt_Pipeline_loop_output_C2
matrixmul_32_opt_Pipeline_loop_output_C294
matrixmul_32_opt_Pipeline_loop_output_C295
matrixmul_32_opt_Pipeline_loop_output_C296
matrixmul_32_opt_Pipeline_loop_output_C297
matrixmul_32_opt_Pipeline_loop_output_C298
matrixmul_32_opt_Pipeline_loop_output_C299
matrixmul_32_opt_Pipeline_loop_output_C2100
matrixmul_32_opt_Pipeline_loop_output_C2101
matrixmul_32_opt_Pipeline_loop_output_C2102
matrixmul_32_opt_Pipeline_loop_output_C2103
matrixmul_32_opt_Pipeline_loop_output_C2104
matrixmul_32_opt_Pipeline_loop_output_C2105
matrixmul_32_opt_Pipeline_loop_output_C2106
matrixmul_32_opt_Pipeline_loop_output_C2107
matrixmul_32_opt_Pipeline_loop_output_C2108
matrixmul_32_opt_Pipeline_loop_output_C2109
matrixmul_32_opt_Pipeline_loop_output_C2110
matrixmul_32_opt_Pipeline_loop_output_C2111
matrixmul_32_opt_Pipeline_loop_output_C2112
matrixmul_32_opt_Pipeline_loop_output_C2113
matrixmul_32_opt_Pipeline_loop_output_C2114
matrixmul_32_opt_Pipeline_loop_output_C2115
matrixmul_32_opt_Pipeline_loop_output_C2116
matrixmul_32_opt_Pipeline_loop_output_C2117
matrixmul_32_opt_Pipeline_loop_output_C2118
matrixmul_32_opt_Pipeline_loop_output_C2119
matrixmul_32_opt_Pipeline_loop_output_C2120
matrixmul_32_opt_Pipeline_loop_output_C2121
matrixmul_32_opt_Pipeline_loop_output_C2122
matrixmul_32_opt_Pipeline_loop_output_C2123
matrixmul_32_opt_Pipeline_loop_output_C2124
matrixmul_32_opt
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.compgen.dataonly.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A2.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A21.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A22.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A23.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A24.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A25.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A26.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A27.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A28.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A29.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A210.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A211.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A212.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A213.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A214.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A215.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A216.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A217.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A218.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A219.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A220.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A221.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A222.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A223.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A224.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A225.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A226.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A227.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A228.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A229.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A230.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_A231.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B2.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B232.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B233.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B234.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B235.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B236.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B237.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B238.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B239.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B240.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B241.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B242.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B243.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B244.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B245.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B246.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B247.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B248.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B249.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B250.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B251.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B252.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B253.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B254.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B255.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B256.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B257.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B258.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B259.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B260.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B261.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_input_B262.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop2.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop263.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop264.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop265.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop266.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop267.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop268.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop269.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop270.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop271.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop272.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop273.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop274.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop275.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop276.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop277.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop278.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop279.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop280.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop281.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop282.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop283.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop284.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop285.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop286.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop287.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop288.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop289.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop290.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop291.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop292.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop293.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C294.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C295.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C296.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C297.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C298.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C299.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2100.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2101.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2102.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2103.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2104.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2105.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2106.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2107.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2108.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2109.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2110.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2111.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2112.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2113.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2114.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2115.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2116.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2117.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2118.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2119.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2120.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2121.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2122.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2123.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt_Pipeline_loop_output_C2124.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.tbgen.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/matrixmul_32_opt.constraint.tcl 
Execute       sc_get_clocks matrixmul_32_opt 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/impl/misc/matrixmul_32_opt_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_opt/matrix_8_opt/hls/impl/misc/matrixmul_32_opt_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST matrixmul_32_opt MODULE2INSTS {matrixmul_32_opt matrixmul_32_opt matrixmul_32_opt_Pipeline_loop_input_A2 grp_matrixmul_32_opt_Pipeline_loop_input_A2_fu_4704 matrixmul_32_opt_Pipeline_loop_input_A21 grp_matrixmul_32_opt_Pipeline_loop_input_A21_fu_4752 matrixmul_32_opt_Pipeline_loop_input_A22 grp_matrixmul_32_opt_Pipeline_loop_input_A22_fu_4800 matrixmul_32_opt_Pipeline_loop_input_A23 grp_matrixmul_32_opt_Pipeline_loop_input_A23_fu_4848 matrixmul_32_opt_Pipeline_loop_input_A24 grp_matrixmul_32_opt_Pipeline_loop_input_A24_fu_4896 matrixmul_32_opt_Pipeline_loop_input_A25 grp_matrixmul_32_opt_Pipeline_loop_input_A25_fu_4944 matrixmul_32_opt_Pipeline_loop_input_A26 grp_matrixmul_32_opt_Pipeline_loop_input_A26_fu_4992 matrixmul_32_opt_Pipeline_loop_input_A27 grp_matrixmul_32_opt_Pipeline_loop_input_A27_fu_5040 matrixmul_32_opt_Pipeline_loop_input_A28 grp_matrixmul_32_opt_Pipeline_loop_input_A28_fu_5088 matrixmul_32_opt_Pipeline_loop_input_A29 grp_matrixmul_32_opt_Pipeline_loop_input_A29_fu_5136 matrixmul_32_opt_Pipeline_loop_input_A210 grp_matrixmul_32_opt_Pipeline_loop_input_A210_fu_5184 matrixmul_32_opt_Pipeline_loop_input_A211 grp_matrixmul_32_opt_Pipeline_loop_input_A211_fu_5232 matrixmul_32_opt_Pipeline_loop_input_A212 grp_matrixmul_32_opt_Pipeline_loop_input_A212_fu_5280 matrixmul_32_opt_Pipeline_loop_input_A213 grp_matrixmul_32_opt_Pipeline_loop_input_A213_fu_5328 matrixmul_32_opt_Pipeline_loop_input_A214 grp_matrixmul_32_opt_Pipeline_loop_input_A214_fu_5376 matrixmul_32_opt_Pipeline_loop_input_A215 grp_matrixmul_32_opt_Pipeline_loop_input_A215_fu_5424 matrixmul_32_opt_Pipeline_loop_input_A216 grp_matrixmul_32_opt_Pipeline_loop_input_A216_fu_5472 matrixmul_32_opt_Pipeline_loop_input_A217 grp_matrixmul_32_opt_Pipeline_loop_input_A217_fu_5520 matrixmul_32_opt_Pipeline_loop_input_A218 grp_matrixmul_32_opt_Pipeline_loop_input_A218_fu_5568 matrixmul_32_opt_Pipeline_loop_input_A219 grp_matrixmul_32_opt_Pipeline_loop_input_A219_fu_5616 matrixmul_32_opt_Pipeline_loop_input_A220 grp_matrixmul_32_opt_Pipeline_loop_input_A220_fu_5664 matrixmul_32_opt_Pipeline_loop_input_A221 grp_matrixmul_32_opt_Pipeline_loop_input_A221_fu_5712 matrixmul_32_opt_Pipeline_loop_input_A222 grp_matrixmul_32_opt_Pipeline_loop_input_A222_fu_5760 matrixmul_32_opt_Pipeline_loop_input_A223 grp_matrixmul_32_opt_Pipeline_loop_input_A223_fu_5808 matrixmul_32_opt_Pipeline_loop_input_A224 grp_matrixmul_32_opt_Pipeline_loop_input_A224_fu_5856 matrixmul_32_opt_Pipeline_loop_input_A225 grp_matrixmul_32_opt_Pipeline_loop_input_A225_fu_5904 matrixmul_32_opt_Pipeline_loop_input_A226 grp_matrixmul_32_opt_Pipeline_loop_input_A226_fu_5952 matrixmul_32_opt_Pipeline_loop_input_A227 grp_matrixmul_32_opt_Pipeline_loop_input_A227_fu_6000 matrixmul_32_opt_Pipeline_loop_input_A228 grp_matrixmul_32_opt_Pipeline_loop_input_A228_fu_6048 matrixmul_32_opt_Pipeline_loop_input_A229 grp_matrixmul_32_opt_Pipeline_loop_input_A229_fu_6096 matrixmul_32_opt_Pipeline_loop_input_A230 grp_matrixmul_32_opt_Pipeline_loop_input_A230_fu_6144 matrixmul_32_opt_Pipeline_loop_input_A231 grp_matrixmul_32_opt_Pipeline_loop_input_A231_fu_6192 matrixmul_32_opt_Pipeline_loop_input_B2 grp_matrixmul_32_opt_Pipeline_loop_input_B2_fu_6240 matrixmul_32_opt_Pipeline_loop_input_B232 grp_matrixmul_32_opt_Pipeline_loop_input_B232_fu_6257 matrixmul_32_opt_Pipeline_loop_input_B233 grp_matrixmul_32_opt_Pipeline_loop_input_B233_fu_6274 matrixmul_32_opt_Pipeline_loop_input_B234 grp_matrixmul_32_opt_Pipeline_loop_input_B234_fu_6291 matrixmul_32_opt_Pipeline_loop_input_B235 grp_matrixmul_32_opt_Pipeline_loop_input_B235_fu_6308 matrixmul_32_opt_Pipeline_loop_input_B236 grp_matrixmul_32_opt_Pipeline_loop_input_B236_fu_6325 matrixmul_32_opt_Pipeline_loop_input_B237 grp_matrixmul_32_opt_Pipeline_loop_input_B237_fu_6342 matrixmul_32_opt_Pipeline_loop_input_B238 grp_matrixmul_32_opt_Pipeline_loop_input_B238_fu_6359 matrixmul_32_opt_Pipeline_loop_input_B239 grp_matrixmul_32_opt_Pipeline_loop_input_B239_fu_6376 matrixmul_32_opt_Pipeline_loop_input_B240 grp_matrixmul_32_opt_Pipeline_loop_input_B240_fu_6393 matrixmul_32_opt_Pipeline_loop_input_B241 grp_matrixmul_32_opt_Pipeline_loop_input_B241_fu_6410 matrixmul_32_opt_Pipeline_loop_input_B242 grp_matrixmul_32_opt_Pipeline_loop_input_B242_fu_6427 matrixmul_32_opt_Pipeline_loop_input_B243 grp_matrixmul_32_opt_Pipeline_loop_input_B243_fu_6444 matrixmul_32_opt_Pipeline_loop_input_B244 grp_matrixmul_32_opt_Pipeline_loop_input_B244_fu_6461 matrixmul_32_opt_Pipeline_loop_input_B245 grp_matrixmul_32_opt_Pipeline_loop_input_B245_fu_6478 matrixmul_32_opt_Pipeline_loop_input_B246 grp_matrixmul_32_opt_Pipeline_loop_input_B246_fu_6495 matrixmul_32_opt_Pipeline_loop_input_B247 grp_matrixmul_32_opt_Pipeline_loop_input_B247_fu_6512 matrixmul_32_opt_Pipeline_loop_input_B248 grp_matrixmul_32_opt_Pipeline_loop_input_B248_fu_6529 matrixmul_32_opt_Pipeline_loop_input_B249 grp_matrixmul_32_opt_Pipeline_loop_input_B249_fu_6546 matrixmul_32_opt_Pipeline_loop_input_B250 grp_matrixmul_32_opt_Pipeline_loop_input_B250_fu_6563 matrixmul_32_opt_Pipeline_loop_input_B251 grp_matrixmul_32_opt_Pipeline_loop_input_B251_fu_6580 matrixmul_32_opt_Pipeline_loop_input_B252 grp_matrixmul_32_opt_Pipeline_loop_input_B252_fu_6597 matrixmul_32_opt_Pipeline_loop_input_B253 grp_matrixmul_32_opt_Pipeline_loop_input_B253_fu_6614 matrixmul_32_opt_Pipeline_loop_input_B254 grp_matrixmul_32_opt_Pipeline_loop_input_B254_fu_6631 matrixmul_32_opt_Pipeline_loop_input_B255 grp_matrixmul_32_opt_Pipeline_loop_input_B255_fu_6648 matrixmul_32_opt_Pipeline_loop_input_B256 grp_matrixmul_32_opt_Pipeline_loop_input_B256_fu_6665 matrixmul_32_opt_Pipeline_loop_input_B257 grp_matrixmul_32_opt_Pipeline_loop_input_B257_fu_6682 matrixmul_32_opt_Pipeline_loop_input_B258 grp_matrixmul_32_opt_Pipeline_loop_input_B258_fu_6699 matrixmul_32_opt_Pipeline_loop_input_B259 grp_matrixmul_32_opt_Pipeline_loop_input_B259_fu_6716 matrixmul_32_opt_Pipeline_loop_input_B260 grp_matrixmul_32_opt_Pipeline_loop_input_B260_fu_6733 matrixmul_32_opt_Pipeline_loop_input_B261 grp_matrixmul_32_opt_Pipeline_loop_input_B261_fu_6750 matrixmul_32_opt_Pipeline_loop_input_B262 grp_matrixmul_32_opt_Pipeline_loop_input_B262_fu_6767 matrixmul_32_opt_Pipeline_loop2 grp_matrixmul_32_opt_Pipeline_loop2_fu_6784 matrixmul_32_opt_Pipeline_loop263 grp_matrixmul_32_opt_Pipeline_loop263_fu_6853 matrixmul_32_opt_Pipeline_loop_output_C2 grp_matrixmul_32_opt_Pipeline_loop_output_C2_fu_6922 matrixmul_32_opt_Pipeline_loop264 grp_matrixmul_32_opt_Pipeline_loop264_fu_6939 matrixmul_32_opt_Pipeline_loop_output_C294 grp_matrixmul_32_opt_Pipeline_loop_output_C294_fu_7008 matrixmul_32_opt_Pipeline_loop265 grp_matrixmul_32_opt_Pipeline_loop265_fu_7025 matrixmul_32_opt_Pipeline_loop_output_C295 grp_matrixmul_32_opt_Pipeline_loop_output_C295_fu_7094 matrixmul_32_opt_Pipeline_loop266 grp_matrixmul_32_opt_Pipeline_loop266_fu_7111 matrixmul_32_opt_Pipeline_loop_output_C296 grp_matrixmul_32_opt_Pipeline_loop_output_C296_fu_7180 matrixmul_32_opt_Pipeline_loop267 grp_matrixmul_32_opt_Pipeline_loop267_fu_7197 matrixmul_32_opt_Pipeline_loop_output_C297 grp_matrixmul_32_opt_Pipeline_loop_output_C297_fu_7266 matrixmul_32_opt_Pipeline_loop268 grp_matrixmul_32_opt_Pipeline_loop268_fu_7283 matrixmul_32_opt_Pipeline_loop_output_C298 grp_matrixmul_32_opt_Pipeline_loop_output_C298_fu_7352 matrixmul_32_opt_Pipeline_loop269 grp_matrixmul_32_opt_Pipeline_loop269_fu_7369 matrixmul_32_opt_Pipeline_loop_output_C299 grp_matrixmul_32_opt_Pipeline_loop_output_C299_fu_7438 matrixmul_32_opt_Pipeline_loop270 grp_matrixmul_32_opt_Pipeline_loop270_fu_7455 matrixmul_32_opt_Pipeline_loop_output_C2100 grp_matrixmul_32_opt_Pipeline_loop_output_C2100_fu_7524 matrixmul_32_opt_Pipeline_loop271 grp_matrixmul_32_opt_Pipeline_loop271_fu_7541 matrixmul_32_opt_Pipeline_loop_output_C2101 grp_matrixmul_32_opt_Pipeline_loop_output_C2101_fu_7610 matrixmul_32_opt_Pipeline_loop272 grp_matrixmul_32_opt_Pipeline_loop272_fu_7627 matrixmul_32_opt_Pipeline_loop_output_C2102 grp_matrixmul_32_opt_Pipeline_loop_output_C2102_fu_7696 matrixmul_32_opt_Pipeline_loop273 grp_matrixmul_32_opt_Pipeline_loop273_fu_7713 matrixmul_32_opt_Pipeline_loop_output_C2103 grp_matrixmul_32_opt_Pipeline_loop_output_C2103_fu_7782 matrixmul_32_opt_Pipeline_loop274 grp_matrixmul_32_opt_Pipeline_loop274_fu_7799 matrixmul_32_opt_Pipeline_loop_output_C2104 grp_matrixmul_32_opt_Pipeline_loop_output_C2104_fu_7868 matrixmul_32_opt_Pipeline_loop275 grp_matrixmul_32_opt_Pipeline_loop275_fu_7885 matrixmul_32_opt_Pipeline_loop_output_C2105 grp_matrixmul_32_opt_Pipeline_loop_output_C2105_fu_7954 matrixmul_32_opt_Pipeline_loop276 grp_matrixmul_32_opt_Pipeline_loop276_fu_7971 matrixmul_32_opt_Pipeline_loop_output_C2106 grp_matrixmul_32_opt_Pipeline_loop_output_C2106_fu_8040 matrixmul_32_opt_Pipeline_loop277 grp_matrixmul_32_opt_Pipeline_loop277_fu_8057 matrixmul_32_opt_Pipeline_loop_output_C2107 grp_matrixmul_32_opt_Pipeline_loop_output_C2107_fu_8126 matrixmul_32_opt_Pipeline_loop278 grp_matrixmul_32_opt_Pipeline_loop278_fu_8143 matrixmul_32_opt_Pipeline_loop_output_C2108 grp_matrixmul_32_opt_Pipeline_loop_output_C2108_fu_8212 matrixmul_32_opt_Pipeline_loop279 grp_matrixmul_32_opt_Pipeline_loop279_fu_8229 matrixmul_32_opt_Pipeline_loop_output_C2109 grp_matrixmul_32_opt_Pipeline_loop_output_C2109_fu_8298 matrixmul_32_opt_Pipeline_loop280 grp_matrixmul_32_opt_Pipeline_loop280_fu_8315 matrixmul_32_opt_Pipeline_loop_output_C2110 grp_matrixmul_32_opt_Pipeline_loop_output_C2110_fu_8384 matrixmul_32_opt_Pipeline_loop281 grp_matrixmul_32_opt_Pipeline_loop281_fu_8401 matrixmul_32_opt_Pipeline_loop_output_C2111 grp_matrixmul_32_opt_Pipeline_loop_output_C2111_fu_8470 matrixmul_32_opt_Pipeline_loop282 grp_matrixmul_32_opt_Pipeline_loop282_fu_8487 matrixmul_32_opt_Pipeline_loop_output_C2112 grp_matrixmul_32_opt_Pipeline_loop_output_C2112_fu_8556 matrixmul_32_opt_Pipeline_loop283 grp_matrixmul_32_opt_Pipeline_loop283_fu_8573 matrixmul_32_opt_Pipeline_loop_output_C2113 grp_matrixmul_32_opt_Pipeline_loop_output_C2113_fu_8642 matrixmul_32_opt_Pipeline_loop284 grp_matrixmul_32_opt_Pipeline_loop284_fu_8659 matrixmul_32_opt_Pipeline_loop_output_C2114 grp_matrixmul_32_opt_Pipeline_loop_output_C2114_fu_8728 matrixmul_32_opt_Pipeline_loop285 grp_matrixmul_32_opt_Pipeline_loop285_fu_8745 matrixmul_32_opt_Pipeline_loop_output_C2115 grp_matrixmul_32_opt_Pipeline_loop_output_C2115_fu_8814 matrixmul_32_opt_Pipeline_loop286 grp_matrixmul_32_opt_Pipeline_loop286_fu_8831 matrixmul_32_opt_Pipeline_loop_output_C2116 grp_matrixmul_32_opt_Pipeline_loop_output_C2116_fu_8900 matrixmul_32_opt_Pipeline_loop287 grp_matrixmul_32_opt_Pipeline_loop287_fu_8917 matrixmul_32_opt_Pipeline_loop_output_C2117 grp_matrixmul_32_opt_Pipeline_loop_output_C2117_fu_8986 matrixmul_32_opt_Pipeline_loop288 grp_matrixmul_32_opt_Pipeline_loop288_fu_9003 matrixmul_32_opt_Pipeline_loop_output_C2118 grp_matrixmul_32_opt_Pipeline_loop_output_C2118_fu_9072 matrixmul_32_opt_Pipeline_loop289 grp_matrixmul_32_opt_Pipeline_loop289_fu_9089 matrixmul_32_opt_Pipeline_loop_output_C2119 grp_matrixmul_32_opt_Pipeline_loop_output_C2119_fu_9158 matrixmul_32_opt_Pipeline_loop290 grp_matrixmul_32_opt_Pipeline_loop290_fu_9175 matrixmul_32_opt_Pipeline_loop_output_C2120 grp_matrixmul_32_opt_Pipeline_loop_output_C2120_fu_9244 matrixmul_32_opt_Pipeline_loop291 grp_matrixmul_32_opt_Pipeline_loop291_fu_9261 matrixmul_32_opt_Pipeline_loop_output_C2121 grp_matrixmul_32_opt_Pipeline_loop_output_C2121_fu_9330 matrixmul_32_opt_Pipeline_loop292 grp_matrixmul_32_opt_Pipeline_loop292_fu_9347 matrixmul_32_opt_Pipeline_loop_output_C2122 grp_matrixmul_32_opt_Pipeline_loop_output_C2122_fu_9416 matrixmul_32_opt_Pipeline_loop293 grp_matrixmul_32_opt_Pipeline_loop293_fu_9433 matrixmul_32_opt_Pipeline_loop_output_C2123 grp_matrixmul_32_opt_Pipeline_loop_output_C2123_fu_9502 matrixmul_32_opt_Pipeline_loop_output_C2124 grp_matrixmul_32_opt_Pipeline_loop_output_C2124_fu_9519} INST2MODULE {matrixmul_32_opt matrixmul_32_opt grp_matrixmul_32_opt_Pipeline_loop_input_A2_fu_4704 matrixmul_32_opt_Pipeline_loop_input_A2 grp_matrixmul_32_opt_Pipeline_loop_input_A21_fu_4752 matrixmul_32_opt_Pipeline_loop_input_A21 grp_matrixmul_32_opt_Pipeline_loop_input_A22_fu_4800 matrixmul_32_opt_Pipeline_loop_input_A22 grp_matrixmul_32_opt_Pipeline_loop_input_A23_fu_4848 matrixmul_32_opt_Pipeline_loop_input_A23 grp_matrixmul_32_opt_Pipeline_loop_input_A24_fu_4896 matrixmul_32_opt_Pipeline_loop_input_A24 grp_matrixmul_32_opt_Pipeline_loop_input_A25_fu_4944 matrixmul_32_opt_Pipeline_loop_input_A25 grp_matrixmul_32_opt_Pipeline_loop_input_A26_fu_4992 matrixmul_32_opt_Pipeline_loop_input_A26 grp_matrixmul_32_opt_Pipeline_loop_input_A27_fu_5040 matrixmul_32_opt_Pipeline_loop_input_A27 grp_matrixmul_32_opt_Pipeline_loop_input_A28_fu_5088 matrixmul_32_opt_Pipeline_loop_input_A28 grp_matrixmul_32_opt_Pipeline_loop_input_A29_fu_5136 matrixmul_32_opt_Pipeline_loop_input_A29 grp_matrixmul_32_opt_Pipeline_loop_input_A210_fu_5184 matrixmul_32_opt_Pipeline_loop_input_A210 grp_matrixmul_32_opt_Pipeline_loop_input_A211_fu_5232 matrixmul_32_opt_Pipeline_loop_input_A211 grp_matrixmul_32_opt_Pipeline_loop_input_A212_fu_5280 matrixmul_32_opt_Pipeline_loop_input_A212 grp_matrixmul_32_opt_Pipeline_loop_input_A213_fu_5328 matrixmul_32_opt_Pipeline_loop_input_A213 grp_matrixmul_32_opt_Pipeline_loop_input_A214_fu_5376 matrixmul_32_opt_Pipeline_loop_input_A214 grp_matrixmul_32_opt_Pipeline_loop_input_A215_fu_5424 matrixmul_32_opt_Pipeline_loop_input_A215 grp_matrixmul_32_opt_Pipeline_loop_input_A216_fu_5472 matrixmul_32_opt_Pipeline_loop_input_A216 grp_matrixmul_32_opt_Pipeline_loop_input_A217_fu_5520 matrixmul_32_opt_Pipeline_loop_input_A217 grp_matrixmul_32_opt_Pipeline_loop_input_A218_fu_5568 matrixmul_32_opt_Pipeline_loop_input_A218 grp_matrixmul_32_opt_Pipeline_loop_input_A219_fu_5616 matrixmul_32_opt_Pipeline_loop_input_A219 grp_matrixmul_32_opt_Pipeline_loop_input_A220_fu_5664 matrixmul_32_opt_Pipeline_loop_input_A220 grp_matrixmul_32_opt_Pipeline_loop_input_A221_fu_5712 matrixmul_32_opt_Pipeline_loop_input_A221 grp_matrixmul_32_opt_Pipeline_loop_input_A222_fu_5760 matrixmul_32_opt_Pipeline_loop_input_A222 grp_matrixmul_32_opt_Pipeline_loop_input_A223_fu_5808 matrixmul_32_opt_Pipeline_loop_input_A223 grp_matrixmul_32_opt_Pipeline_loop_input_A224_fu_5856 matrixmul_32_opt_Pipeline_loop_input_A224 grp_matrixmul_32_opt_Pipeline_loop_input_A225_fu_5904 matrixmul_32_opt_Pipeline_loop_input_A225 grp_matrixmul_32_opt_Pipeline_loop_input_A226_fu_5952 matrixmul_32_opt_Pipeline_loop_input_A226 grp_matrixmul_32_opt_Pipeline_loop_input_A227_fu_6000 matrixmul_32_opt_Pipeline_loop_input_A227 grp_matrixmul_32_opt_Pipeline_loop_input_A228_fu_6048 matrixmul_32_opt_Pipeline_loop_input_A228 grp_matrixmul_32_opt_Pipeline_loop_input_A229_fu_6096 matrixmul_32_opt_Pipeline_loop_input_A229 grp_matrixmul_32_opt_Pipeline_loop_input_A230_fu_6144 matrixmul_32_opt_Pipeline_loop_input_A230 grp_matrixmul_32_opt_Pipeline_loop_input_A231_fu_6192 matrixmul_32_opt_Pipeline_loop_input_A231 grp_matrixmul_32_opt_Pipeline_loop_input_B2_fu_6240 matrixmul_32_opt_Pipeline_loop_input_B2 grp_matrixmul_32_opt_Pipeline_loop_input_B232_fu_6257 matrixmul_32_opt_Pipeline_loop_input_B232 grp_matrixmul_32_opt_Pipeline_loop_input_B233_fu_6274 matrixmul_32_opt_Pipeline_loop_input_B233 grp_matrixmul_32_opt_Pipeline_loop_input_B234_fu_6291 matrixmul_32_opt_Pipeline_loop_input_B234 grp_matrixmul_32_opt_Pipeline_loop_input_B235_fu_6308 matrixmul_32_opt_Pipeline_loop_input_B235 grp_matrixmul_32_opt_Pipeline_loop_input_B236_fu_6325 matrixmul_32_opt_Pipeline_loop_input_B236 grp_matrixmul_32_opt_Pipeline_loop_input_B237_fu_6342 matrixmul_32_opt_Pipeline_loop_input_B237 grp_matrixmul_32_opt_Pipeline_loop_input_B238_fu_6359 matrixmul_32_opt_Pipeline_loop_input_B238 grp_matrixmul_32_opt_Pipeline_loop_input_B239_fu_6376 matrixmul_32_opt_Pipeline_loop_input_B239 grp_matrixmul_32_opt_Pipeline_loop_input_B240_fu_6393 matrixmul_32_opt_Pipeline_loop_input_B240 grp_matrixmul_32_opt_Pipeline_loop_input_B241_fu_6410 matrixmul_32_opt_Pipeline_loop_input_B241 grp_matrixmul_32_opt_Pipeline_loop_input_B242_fu_6427 matrixmul_32_opt_Pipeline_loop_input_B242 grp_matrixmul_32_opt_Pipeline_loop_input_B243_fu_6444 matrixmul_32_opt_Pipeline_loop_input_B243 grp_matrixmul_32_opt_Pipeline_loop_input_B244_fu_6461 matrixmul_32_opt_Pipeline_loop_input_B244 grp_matrixmul_32_opt_Pipeline_loop_input_B245_fu_6478 matrixmul_32_opt_Pipeline_loop_input_B245 grp_matrixmul_32_opt_Pipeline_loop_input_B246_fu_6495 matrixmul_32_opt_Pipeline_loop_input_B246 grp_matrixmul_32_opt_Pipeline_loop_input_B247_fu_6512 matrixmul_32_opt_Pipeline_loop_input_B247 grp_matrixmul_32_opt_Pipeline_loop_input_B248_fu_6529 matrixmul_32_opt_Pipeline_loop_input_B248 grp_matrixmul_32_opt_Pipeline_loop_input_B249_fu_6546 matrixmul_32_opt_Pipeline_loop_input_B249 grp_matrixmul_32_opt_Pipeline_loop_input_B250_fu_6563 matrixmul_32_opt_Pipeline_loop_input_B250 grp_matrixmul_32_opt_Pipeline_loop_input_B251_fu_6580 matrixmul_32_opt_Pipeline_loop_input_B251 grp_matrixmul_32_opt_Pipeline_loop_input_B252_fu_6597 matrixmul_32_opt_Pipeline_loop_input_B252 grp_matrixmul_32_opt_Pipeline_loop_input_B253_fu_6614 matrixmul_32_opt_Pipeline_loop_input_B253 grp_matrixmul_32_opt_Pipeline_loop_input_B254_fu_6631 matrixmul_32_opt_Pipeline_loop_input_B254 grp_matrixmul_32_opt_Pipeline_loop_input_B255_fu_6648 matrixmul_32_opt_Pipeline_loop_input_B255 grp_matrixmul_32_opt_Pipeline_loop_input_B256_fu_6665 matrixmul_32_opt_Pipeline_loop_input_B256 grp_matrixmul_32_opt_Pipeline_loop_input_B257_fu_6682 matrixmul_32_opt_Pipeline_loop_input_B257 grp_matrixmul_32_opt_Pipeline_loop_input_B258_fu_6699 matrixmul_32_opt_Pipeline_loop_input_B258 grp_matrixmul_32_opt_Pipeline_loop_input_B259_fu_6716 matrixmul_32_opt_Pipeline_loop_input_B259 grp_matrixmul_32_opt_Pipeline_loop_input_B260_fu_6733 matrixmul_32_opt_Pipeline_loop_input_B260 grp_matrixmul_32_opt_Pipeline_loop_input_B261_fu_6750 matrixmul_32_opt_Pipeline_loop_input_B261 grp_matrixmul_32_opt_Pipeline_loop_input_B262_fu_6767 matrixmul_32_opt_Pipeline_loop_input_B262 grp_matrixmul_32_opt_Pipeline_loop2_fu_6784 matrixmul_32_opt_Pipeline_loop2 grp_matrixmul_32_opt_Pipeline_loop263_fu_6853 matrixmul_32_opt_Pipeline_loop263 grp_matrixmul_32_opt_Pipeline_loop_output_C2_fu_6922 matrixmul_32_opt_Pipeline_loop_output_C2 grp_matrixmul_32_opt_Pipeline_loop264_fu_6939 matrixmul_32_opt_Pipeline_loop264 grp_matrixmul_32_opt_Pipeline_loop_output_C294_fu_7008 matrixmul_32_opt_Pipeline_loop_output_C294 grp_matrixmul_32_opt_Pipeline_loop265_fu_7025 matrixmul_32_opt_Pipeline_loop265 grp_matrixmul_32_opt_Pipeline_loop_output_C295_fu_7094 matrixmul_32_opt_Pipeline_loop_output_C295 grp_matrixmul_32_opt_Pipeline_loop266_fu_7111 matrixmul_32_opt_Pipeline_loop266 grp_matrixmul_32_opt_Pipeline_loop_output_C296_fu_7180 matrixmul_32_opt_Pipeline_loop_output_C296 grp_matrixmul_32_opt_Pipeline_loop267_fu_7197 matrixmul_32_opt_Pipeline_loop267 grp_matrixmul_32_opt_Pipeline_loop_output_C297_fu_7266 matrixmul_32_opt_Pipeline_loop_output_C297 grp_matrixmul_32_opt_Pipeline_loop268_fu_7283 matrixmul_32_opt_Pipeline_loop268 grp_matrixmul_32_opt_Pipeline_loop_output_C298_fu_7352 matrixmul_32_opt_Pipeline_loop_output_C298 grp_matrixmul_32_opt_Pipeline_loop269_fu_7369 matrixmul_32_opt_Pipeline_loop269 grp_matrixmul_32_opt_Pipeline_loop_output_C299_fu_7438 matrixmul_32_opt_Pipeline_loop_output_C299 grp_matrixmul_32_opt_Pipeline_loop270_fu_7455 matrixmul_32_opt_Pipeline_loop270 grp_matrixmul_32_opt_Pipeline_loop_output_C2100_fu_7524 matrixmul_32_opt_Pipeline_loop_output_C2100 grp_matrixmul_32_opt_Pipeline_loop271_fu_7541 matrixmul_32_opt_Pipeline_loop271 grp_matrixmul_32_opt_Pipeline_loop_output_C2101_fu_7610 matrixmul_32_opt_Pipeline_loop_output_C2101 grp_matrixmul_32_opt_Pipeline_loop272_fu_7627 matrixmul_32_opt_Pipeline_loop272 grp_matrixmul_32_opt_Pipeline_loop_output_C2102_fu_7696 matrixmul_32_opt_Pipeline_loop_output_C2102 grp_matrixmul_32_opt_Pipeline_loop273_fu_7713 matrixmul_32_opt_Pipeline_loop273 grp_matrixmul_32_opt_Pipeline_loop_output_C2103_fu_7782 matrixmul_32_opt_Pipeline_loop_output_C2103 grp_matrixmul_32_opt_Pipeline_loop274_fu_7799 matrixmul_32_opt_Pipeline_loop274 grp_matrixmul_32_opt_Pipeline_loop_output_C2104_fu_7868 matrixmul_32_opt_Pipeline_loop_output_C2104 grp_matrixmul_32_opt_Pipeline_loop275_fu_7885 matrixmul_32_opt_Pipeline_loop275 grp_matrixmul_32_opt_Pipeline_loop_output_C2105_fu_7954 matrixmul_32_opt_Pipeline_loop_output_C2105 grp_matrixmul_32_opt_Pipeline_loop276_fu_7971 matrixmul_32_opt_Pipeline_loop276 grp_matrixmul_32_opt_Pipeline_loop_output_C2106_fu_8040 matrixmul_32_opt_Pipeline_loop_output_C2106 grp_matrixmul_32_opt_Pipeline_loop277_fu_8057 matrixmul_32_opt_Pipeline_loop277 grp_matrixmul_32_opt_Pipeline_loop_output_C2107_fu_8126 matrixmul_32_opt_Pipeline_loop_output_C2107 grp_matrixmul_32_opt_Pipeline_loop278_fu_8143 matrixmul_32_opt_Pipeline_loop278 grp_matrixmul_32_opt_Pipeline_loop_output_C2108_fu_8212 matrixmul_32_opt_Pipeline_loop_output_C2108 grp_matrixmul_32_opt_Pipeline_loop279_fu_8229 matrixmul_32_opt_Pipeline_loop279 grp_matrixmul_32_opt_Pipeline_loop_output_C2109_fu_8298 matrixmul_32_opt_Pipeline_loop_output_C2109 grp_matrixmul_32_opt_Pipeline_loop280_fu_8315 matrixmul_32_opt_Pipeline_loop280 grp_matrixmul_32_opt_Pipeline_loop_output_C2110_fu_8384 matrixmul_32_opt_Pipeline_loop_output_C2110 grp_matrixmul_32_opt_Pipeline_loop281_fu_8401 matrixmul_32_opt_Pipeline_loop281 grp_matrixmul_32_opt_Pipeline_loop_output_C2111_fu_8470 matrixmul_32_opt_Pipeline_loop_output_C2111 grp_matrixmul_32_opt_Pipeline_loop282_fu_8487 matrixmul_32_opt_Pipeline_loop282 grp_matrixmul_32_opt_Pipeline_loop_output_C2112_fu_8556 matrixmul_32_opt_Pipeline_loop_output_C2112 grp_matrixmul_32_opt_Pipeline_loop283_fu_8573 matrixmul_32_opt_Pipeline_loop283 grp_matrixmul_32_opt_Pipeline_loop_output_C2113_fu_8642 matrixmul_32_opt_Pipeline_loop_output_C2113 grp_matrixmul_32_opt_Pipeline_loop284_fu_8659 matrixmul_32_opt_Pipeline_loop284 grp_matrixmul_32_opt_Pipeline_loop_output_C2114_fu_8728 matrixmul_32_opt_Pipeline_loop_output_C2114 grp_matrixmul_32_opt_Pipeline_loop285_fu_8745 matrixmul_32_opt_Pipeline_loop285 grp_matrixmul_32_opt_Pipeline_loop_output_C2115_fu_8814 matrixmul_32_opt_Pipeline_loop_output_C2115 grp_matrixmul_32_opt_Pipeline_loop286_fu_8831 matrixmul_32_opt_Pipeline_loop286 grp_matrixmul_32_opt_Pipeline_loop_output_C2116_fu_8900 matrixmul_32_opt_Pipeline_loop_output_C2116 grp_matrixmul_32_opt_Pipeline_loop287_fu_8917 matrixmul_32_opt_Pipeline_loop287 grp_matrixmul_32_opt_Pipeline_loop_output_C2117_fu_8986 matrixmul_32_opt_Pipeline_loop_output_C2117 grp_matrixmul_32_opt_Pipeline_loop288_fu_9003 matrixmul_32_opt_Pipeline_loop288 grp_matrixmul_32_opt_Pipeline_loop_output_C2118_fu_9072 matrixmul_32_opt_Pipeline_loop_output_C2118 grp_matrixmul_32_opt_Pipeline_loop289_fu_9089 matrixmul_32_opt_Pipeline_loop289 grp_matrixmul_32_opt_Pipeline_loop_output_C2119_fu_9158 matrixmul_32_opt_Pipeline_loop_output_C2119 grp_matrixmul_32_opt_Pipeline_loop290_fu_9175 matrixmul_32_opt_Pipeline_loop290 grp_matrixmul_32_opt_Pipeline_loop_output_C2120_fu_9244 matrixmul_32_opt_Pipeline_loop_output_C2120 grp_matrixmul_32_opt_Pipeline_loop291_fu_9261 matrixmul_32_opt_Pipeline_loop291 grp_matrixmul_32_opt_Pipeline_loop_output_C2121_fu_9330 matrixmul_32_opt_Pipeline_loop_output_C2121 grp_matrixmul_32_opt_Pipeline_loop292_fu_9347 matrixmul_32_opt_Pipeline_loop292 grp_matrixmul_32_opt_Pipeline_loop_output_C2122_fu_9416 matrixmul_32_opt_Pipeline_loop_output_C2122 grp_matrixmul_32_opt_Pipeline_loop293_fu_9433 matrixmul_32_opt_Pipeline_loop293 grp_matrixmul_32_opt_Pipeline_loop_output_C2123_fu_9502 matrixmul_32_opt_Pipeline_loop_output_C2123 grp_matrixmul_32_opt_Pipeline_loop_output_C2124_fu_9519 matrixmul_32_opt_Pipeline_loop_output_C2124} INSTDATA {matrixmul_32_opt {DEPTH 1 CHILDREN {grp_matrixmul_32_opt_Pipeline_loop_input_A2_fu_4704 grp_matrixmul_32_opt_Pipeline_loop_input_A21_fu_4752 grp_matrixmul_32_opt_Pipeline_loop_input_A22_fu_4800 grp_matrixmul_32_opt_Pipeline_loop_input_A23_fu_4848 grp_matrixmul_32_opt_Pipeline_loop_input_A24_fu_4896 grp_matrixmul_32_opt_Pipeline_loop_input_A25_fu_4944 grp_matrixmul_32_opt_Pipeline_loop_input_A26_fu_4992 grp_matrixmul_32_opt_Pipeline_loop_input_A27_fu_5040 grp_matrixmul_32_opt_Pipeline_loop_input_A28_fu_5088 grp_matrixmul_32_opt_Pipeline_loop_input_A29_fu_5136 grp_matrixmul_32_opt_Pipeline_loop_input_A210_fu_5184 grp_matrixmul_32_opt_Pipeline_loop_input_A211_fu_5232 grp_matrixmul_32_opt_Pipeline_loop_input_A212_fu_5280 grp_matrixmul_32_opt_Pipeline_loop_input_A213_fu_5328 grp_matrixmul_32_opt_Pipeline_loop_input_A214_fu_5376 grp_matrixmul_32_opt_Pipeline_loop_input_A215_fu_5424 grp_matrixmul_32_opt_Pipeline_loop_input_A216_fu_5472 grp_matrixmul_32_opt_Pipeline_loop_input_A217_fu_5520 grp_matrixmul_32_opt_Pipeline_loop_input_A218_fu_5568 grp_matrixmul_32_opt_Pipeline_loop_input_A219_fu_5616 grp_matrixmul_32_opt_Pipeline_loop_input_A220_fu_5664 grp_matrixmul_32_opt_Pipeline_loop_input_A221_fu_5712 grp_matrixmul_32_opt_Pipeline_loop_input_A222_fu_5760 grp_matrixmul_32_opt_Pipeline_loop_input_A223_fu_5808 grp_matrixmul_32_opt_Pipeline_loop_input_A224_fu_5856 grp_matrixmul_32_opt_Pipeline_loop_input_A225_fu_5904 grp_matrixmul_32_opt_Pipeline_loop_input_A226_fu_5952 grp_matrixmul_32_opt_Pipeline_loop_input_A227_fu_6000 grp_matrixmul_32_opt_Pipeline_loop_input_A228_fu_6048 grp_matrixmul_32_opt_Pipeline_loop_input_A229_fu_6096 grp_matrixmul_32_opt_Pipeline_loop_input_A230_fu_6144 grp_matrixmul_32_opt_Pipeline_loop_input_A231_fu_6192 grp_matrixmul_32_opt_Pipeline_loop_input_B2_fu_6240 grp_matrixmul_32_opt_Pipeline_loop_input_B232_fu_6257 grp_matrixmul_32_opt_Pipeline_loop_input_B233_fu_6274 grp_matrixmul_32_opt_Pipeline_loop_input_B234_fu_6291 grp_matrixmul_32_opt_Pipeline_loop_input_B235_fu_6308 grp_matrixmul_32_opt_Pipeline_loop_input_B236_fu_6325 grp_matrixmul_32_opt_Pipeline_loop_input_B237_fu_6342 grp_matrixmul_32_opt_Pipeline_loop_input_B238_fu_6359 grp_matrixmul_32_opt_Pipeline_loop_input_B239_fu_6376 grp_matrixmul_32_opt_Pipeline_loop_input_B240_fu_6393 grp_matrixmul_32_opt_Pipeline_loop_input_B241_fu_6410 grp_matrixmul_32_opt_Pipeline_loop_input_B242_fu_6427 grp_matrixmul_32_opt_Pipeline_loop_input_B243_fu_6444 grp_matrixmul_32_opt_Pipeline_loop_input_B244_fu_6461 grp_matrixmul_32_opt_Pipeline_loop_input_B245_fu_6478 grp_matrixmul_32_opt_Pipeline_loop_input_B246_fu_6495 grp_matrixmul_32_opt_Pipeline_loop_input_B247_fu_6512 grp_matrixmul_32_opt_Pipeline_loop_input_B248_fu_6529 grp_matrixmul_32_opt_Pipeline_loop_input_B249_fu_6546 grp_matrixmul_32_opt_Pipeline_loop_input_B250_fu_6563 grp_matrixmul_32_opt_Pipeline_loop_input_B251_fu_6580 grp_matrixmul_32_opt_Pipeline_loop_input_B252_fu_6597 grp_matrixmul_32_opt_Pipeline_loop_input_B253_fu_6614 grp_matrixmul_32_opt_Pipeline_loop_input_B254_fu_6631 grp_matrixmul_32_opt_Pipeline_loop_input_B255_fu_6648 grp_matrixmul_32_opt_Pipeline_loop_input_B256_fu_6665 grp_matrixmul_32_opt_Pipeline_loop_input_B257_fu_6682 grp_matrixmul_32_opt_Pipeline_loop_input_B258_fu_6699 grp_matrixmul_32_opt_Pipeline_loop_input_B259_fu_6716 grp_matrixmul_32_opt_Pipeline_loop_input_B260_fu_6733 grp_matrixmul_32_opt_Pipeline_loop_input_B261_fu_6750 grp_matrixmul_32_opt_Pipeline_loop_input_B262_fu_6767 grp_matrixmul_32_opt_Pipeline_loop2_fu_6784 grp_matrixmul_32_opt_Pipeline_loop263_fu_6853 grp_matrixmul_32_opt_Pipeline_loop_output_C2_fu_6922 grp_matrixmul_32_opt_Pipeline_loop264_fu_6939 grp_matrixmul_32_opt_Pipeline_loop_output_C294_fu_7008 grp_matrixmul_32_opt_Pipeline_loop265_fu_7025 grp_matrixmul_32_opt_Pipeline_loop_output_C295_fu_7094 grp_matrixmul_32_opt_Pipeline_loop266_fu_7111 grp_matrixmul_32_opt_Pipeline_loop_output_C296_fu_7180 grp_matrixmul_32_opt_Pipeline_loop267_fu_7197 grp_matrixmul_32_opt_Pipeline_loop_output_C297_fu_7266 grp_matrixmul_32_opt_Pipeline_loop268_fu_7283 grp_matrixmul_32_opt_Pipeline_loop_output_C298_fu_7352 grp_matrixmul_32_opt_Pipeline_loop269_fu_7369 grp_matrixmul_32_opt_Pipeline_loop_output_C299_fu_7438 grp_matrixmul_32_opt_Pipeline_loop270_fu_7455 grp_matrixmul_32_opt_Pipeline_loop_output_C2100_fu_7524 grp_matrixmul_32_opt_Pipeline_loop271_fu_7541 grp_matrixmul_32_opt_Pipeline_loop_output_C2101_fu_7610 grp_matrixmul_32_opt_Pipeline_loop272_fu_7627 grp_matrixmul_32_opt_Pipeline_loop_output_C2102_fu_7696 grp_matrixmul_32_opt_Pipeline_loop273_fu_7713 grp_matrixmul_32_opt_Pipeline_loop_output_C2103_fu_7782 grp_matrixmul_32_opt_Pipeline_loop274_fu_7799 grp_matrixmul_32_opt_Pipeline_loop_output_C2104_fu_7868 grp_matrixmul_32_opt_Pipeline_loop275_fu_7885 grp_matrixmul_32_opt_Pipeline_loop_output_C2105_fu_7954 grp_matrixmul_32_opt_Pipeline_loop276_fu_7971 grp_matrixmul_32_opt_Pipeline_loop_output_C2106_fu_8040 grp_matrixmul_32_opt_Pipeline_loop277_fu_8057 grp_matrixmul_32_opt_Pipeline_loop_output_C2107_fu_8126 grp_matrixmul_32_opt_Pipeline_loop278_fu_8143 grp_matrixmul_32_opt_Pipeline_loop_output_C2108_fu_8212 grp_matrixmul_32_opt_Pipeline_loop279_fu_8229 grp_matrixmul_32_opt_Pipeline_loop_output_C2109_fu_8298 grp_matrixmul_32_opt_Pipeline_loop280_fu_8315 grp_matrixmul_32_opt_Pipeline_loop_output_C2110_fu_8384 grp_matrixmul_32_opt_Pipeline_loop281_fu_8401 grp_matrixmul_32_opt_Pipeline_loop_output_C2111_fu_8470 grp_matrixmul_32_opt_Pipeline_loop282_fu_8487 grp_matrixmul_32_opt_Pipeline_loop_output_C2112_fu_8556 grp_matrixmul_32_opt_Pipeline_loop283_fu_8573 grp_matrixmul_32_opt_Pipeline_loop_output_C2113_fu_8642 grp_matrixmul_32_opt_Pipeline_loop284_fu_8659 grp_matrixmul_32_opt_Pipeline_loop_output_C2114_fu_8728 grp_matrixmul_32_opt_Pipeline_loop285_fu_8745 grp_matrixmul_32_opt_Pipeline_loop_output_C2115_fu_8814 grp_matrixmul_32_opt_Pipeline_loop286_fu_8831 grp_matrixmul_32_opt_Pipeline_loop_output_C2116_fu_8900 grp_matrixmul_32_opt_Pipeline_loop287_fu_8917 grp_matrixmul_32_opt_Pipeline_loop_output_C2117_fu_8986 grp_matrixmul_32_opt_Pipeline_loop288_fu_9003 grp_matrixmul_32_opt_Pipeline_loop_output_C2118_fu_9072 grp_matrixmul_32_opt_Pipeline_loop289_fu_9089 grp_matrixmul_32_opt_Pipeline_loop_output_C2119_fu_9158 grp_matrixmul_32_opt_Pipeline_loop290_fu_9175 grp_matrixmul_32_opt_Pipeline_loop_output_C2120_fu_9244 grp_matrixmul_32_opt_Pipeline_loop291_fu_9261 grp_matrixmul_32_opt_Pipeline_loop_output_C2121_fu_9330 grp_matrixmul_32_opt_Pipeline_loop292_fu_9347 grp_matrixmul_32_opt_Pipeline_loop_output_C2122_fu_9416 grp_matrixmul_32_opt_Pipeline_loop293_fu_9433 grp_matrixmul_32_opt_Pipeline_loop_output_C2123_fu_9502 grp_matrixmul_32_opt_Pipeline_loop_output_C2124_fu_9519}} grp_matrixmul_32_opt_Pipeline_loop_input_A2_fu_4704 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A21_fu_4752 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A22_fu_4800 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A23_fu_4848 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A24_fu_4896 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A25_fu_4944 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A26_fu_4992 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A27_fu_5040 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A28_fu_5088 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A29_fu_5136 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A210_fu_5184 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A211_fu_5232 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A212_fu_5280 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A213_fu_5328 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A214_fu_5376 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A215_fu_5424 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A216_fu_5472 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A217_fu_5520 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A218_fu_5568 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A219_fu_5616 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A220_fu_5664 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A221_fu_5712 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A222_fu_5760 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A223_fu_5808 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A224_fu_5856 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A225_fu_5904 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A226_fu_5952 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A227_fu_6000 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A228_fu_6048 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A229_fu_6096 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A230_fu_6144 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_A231_fu_6192 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B2_fu_6240 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B232_fu_6257 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B233_fu_6274 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B234_fu_6291 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B235_fu_6308 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B236_fu_6325 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B237_fu_6342 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B238_fu_6359 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B239_fu_6376 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B240_fu_6393 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B241_fu_6410 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B242_fu_6427 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B243_fu_6444 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B244_fu_6461 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B245_fu_6478 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B246_fu_6495 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B247_fu_6512 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B248_fu_6529 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B249_fu_6546 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B250_fu_6563 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B251_fu_6580 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B252_fu_6597 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B253_fu_6614 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B254_fu_6631 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B255_fu_6648 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B256_fu_6665 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B257_fu_6682 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B258_fu_6699 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B259_fu_6716 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B260_fu_6733 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B261_fu_6750 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_input_B262_fu_6767 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop2_fu_6784 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop263_fu_6853 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2_fu_6922 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop264_fu_6939 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C294_fu_7008 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop265_fu_7025 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C295_fu_7094 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop266_fu_7111 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C296_fu_7180 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop267_fu_7197 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C297_fu_7266 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop268_fu_7283 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C298_fu_7352 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop269_fu_7369 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C299_fu_7438 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop270_fu_7455 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2100_fu_7524 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop271_fu_7541 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2101_fu_7610 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop272_fu_7627 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2102_fu_7696 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop273_fu_7713 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2103_fu_7782 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop274_fu_7799 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2104_fu_7868 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop275_fu_7885 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2105_fu_7954 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop276_fu_7971 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2106_fu_8040 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop277_fu_8057 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2107_fu_8126 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop278_fu_8143 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2108_fu_8212 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop279_fu_8229 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2109_fu_8298 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop280_fu_8315 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2110_fu_8384 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop281_fu_8401 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2111_fu_8470 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop282_fu_8487 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2112_fu_8556 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop283_fu_8573 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2113_fu_8642 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop284_fu_8659 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2114_fu_8728 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop285_fu_8745 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2115_fu_8814 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop286_fu_8831 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2116_fu_8900 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop287_fu_8917 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2117_fu_8986 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop288_fu_9003 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2118_fu_9072 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop289_fu_9089 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2119_fu_9158 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop290_fu_9175 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2120_fu_9244 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop291_fu_9261 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2121_fu_9330 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop292_fu_9347 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2122_fu_9416 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop293_fu_9433 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2123_fu_9502 {DEPTH 2 CHILDREN {}} grp_matrixmul_32_opt_Pipeline_loop_output_C2124_fu_9519 {DEPTH 2 CHILDREN {}}} MODULEDATA {matrixmul_32_opt_Pipeline_loop_input_A2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A21 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A22 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A23 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A24 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A25 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A26 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A27 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A28 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A29 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A210 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A211 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A212 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A213 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A214 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A215 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A216 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A217 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A218 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A219 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A220 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A221 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A222 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A223 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A224 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A225 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A226 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A227 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A228 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A229 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A230 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_A231 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_566_p2 SOURCE matrix.cpp:19 VARIABLE icmp_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_572_p2 SOURCE matrix.cpp:19 VARIABLE add_ln19 LOOP loop_input_A2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B232 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B233 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B234 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B235 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B236 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B237 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B238 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B239 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B240 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B241 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B242 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B243 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B244 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B245 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B246 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B247 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B248 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B249 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B250 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B251 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B252 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B253 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B254 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B255 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B256 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B257 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B258 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B259 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B260 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B261 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_input_B262 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_103_p2 SOURCE matrix.cpp:28 VARIABLE icmp_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_109_p2 SOURCE matrix.cpp:28 VARIABLE add_ln28 LOOP loop_input_B2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop263 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop264 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop265 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop266 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop267 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop268 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop269 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop270 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop271 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop272 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop273 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop274 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop275 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop276 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop277 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop278 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop279 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop280 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop281 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop282 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop283 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop284 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop285 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop286 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop287 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop288 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop289 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop290 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop291 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop292 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop293 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_1050_p2 SOURCE matrix.cpp:39 VARIABLE icmp_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1056_p2 SOURCE matrix.cpp:39 VARIABLE add_ln39 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C294 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C295 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C296 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C297 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C298 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C299 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2100 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2101 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2102 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2103 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2104 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2105 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2106 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2107 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2108 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2109 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2110 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2111 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2112 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2113 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2114 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2115 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2116 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2117 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2118 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2119 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2120 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2121 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2122 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2123 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_132_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_138_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt_Pipeline_loop_output_C2124 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_131_p2 SOURCE matrix.cpp:53 VARIABLE icmp_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_137_p2 SOURCE matrix.cpp:53 VARIABLE add_ln53 LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME out_element_last_fu_148_p2 SOURCE matrix.cpp:60 VARIABLE out_element_last LOOP loop_output_C2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matrixmul_32_opt {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_U SOURCE matrix.cpp:9 VARIABLE input_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_1_U SOURCE matrix.cpp:9 VARIABLE input_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_2_U SOURCE matrix.cpp:9 VARIABLE input_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_3_U SOURCE matrix.cpp:9 VARIABLE input_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_4_U SOURCE matrix.cpp:9 VARIABLE input_B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_5_U SOURCE matrix.cpp:9 VARIABLE input_B_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_6_U SOURCE matrix.cpp:9 VARIABLE input_B_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_7_U SOURCE matrix.cpp:9 VARIABLE input_B_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_8_U SOURCE matrix.cpp:9 VARIABLE input_B_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_9_U SOURCE matrix.cpp:9 VARIABLE input_B_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_10_U SOURCE matrix.cpp:9 VARIABLE input_B_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_11_U SOURCE matrix.cpp:9 VARIABLE input_B_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_12_U SOURCE matrix.cpp:9 VARIABLE input_B_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_13_U SOURCE matrix.cpp:9 VARIABLE input_B_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_14_U SOURCE matrix.cpp:9 VARIABLE input_B_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_15_U SOURCE matrix.cpp:9 VARIABLE input_B_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_16_U SOURCE matrix.cpp:9 VARIABLE input_B_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_17_U SOURCE matrix.cpp:9 VARIABLE input_B_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_18_U SOURCE matrix.cpp:9 VARIABLE input_B_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_19_U SOURCE matrix.cpp:9 VARIABLE input_B_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_20_U SOURCE matrix.cpp:9 VARIABLE input_B_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_21_U SOURCE matrix.cpp:9 VARIABLE input_B_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_22_U SOURCE matrix.cpp:9 VARIABLE input_B_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_23_U SOURCE matrix.cpp:9 VARIABLE input_B_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_24_U SOURCE matrix.cpp:9 VARIABLE input_B_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_25_U SOURCE matrix.cpp:9 VARIABLE input_B_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_26_U SOURCE matrix.cpp:9 VARIABLE input_B_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_27_U SOURCE matrix.cpp:9 VARIABLE input_B_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_28_U SOURCE matrix.cpp:9 VARIABLE input_B_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_29_U SOURCE matrix.cpp:9 VARIABLE input_B_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_30_U SOURCE matrix.cpp:9 VARIABLE input_B_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_B_31_U SOURCE matrix.cpp:9 VARIABLE input_B_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_U SOURCE matrix.cpp:11 VARIABLE output_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_1_U SOURCE matrix.cpp:11 VARIABLE output_C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_2_U SOURCE matrix.cpp:11 VARIABLE output_C_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_3_U SOURCE matrix.cpp:11 VARIABLE output_C_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_4_U SOURCE matrix.cpp:11 VARIABLE output_C_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_5_U SOURCE matrix.cpp:11 VARIABLE output_C_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_6_U SOURCE matrix.cpp:11 VARIABLE output_C_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_7_U SOURCE matrix.cpp:11 VARIABLE output_C_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_8_U SOURCE matrix.cpp:11 VARIABLE output_C_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_9_U SOURCE matrix.cpp:11 VARIABLE output_C_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_10_U SOURCE matrix.cpp:11 VARIABLE output_C_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_11_U SOURCE matrix.cpp:11 VARIABLE output_C_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_12_U SOURCE matrix.cpp:11 VARIABLE output_C_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_13_U SOURCE matrix.cpp:11 VARIABLE output_C_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_14_U SOURCE matrix.cpp:11 VARIABLE output_C_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_15_U SOURCE matrix.cpp:11 VARIABLE output_C_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_16_U SOURCE matrix.cpp:11 VARIABLE output_C_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_17_U SOURCE matrix.cpp:11 VARIABLE output_C_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_18_U SOURCE matrix.cpp:11 VARIABLE output_C_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_19_U SOURCE matrix.cpp:11 VARIABLE output_C_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_20_U SOURCE matrix.cpp:11 VARIABLE output_C_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_21_U SOURCE matrix.cpp:11 VARIABLE output_C_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_22_U SOURCE matrix.cpp:11 VARIABLE output_C_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_23_U SOURCE matrix.cpp:11 VARIABLE output_C_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_24_U SOURCE matrix.cpp:11 VARIABLE output_C_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_25_U SOURCE matrix.cpp:11 VARIABLE output_C_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_26_U SOURCE matrix.cpp:11 VARIABLE output_C_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_27_U SOURCE matrix.cpp:11 VARIABLE output_C_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_28_U SOURCE matrix.cpp:11 VARIABLE output_C_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_29_U SOURCE matrix.cpp:11 VARIABLE output_C_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_30_U SOURCE matrix.cpp:11 VARIABLE output_C_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_C_31_U SOURCE matrix.cpp:11 VARIABLE output_C_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 160 BRAM 64 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (31):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_1 1 matrixmul_32_opt matrix.cpp:7:12 input_A_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_10 1 matrixmul_32_opt matrix.cpp:7:12 input_A_10}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_11 1 matrixmul_32_opt matrix.cpp:7:12 input_A_11}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_12 1 matrixmul_32_opt matrix.cpp:7:12 input_A_12}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_13 1 matrixmul_32_opt matrix.cpp:7:12 input_A_13}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_14 1 matrixmul_32_opt matrix.cpp:7:12 input_A_14}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_15 1 matrixmul_32_opt matrix.cpp:7:12 input_A_15}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_16 1 matrixmul_32_opt matrix.cpp:7:12 input_A_16}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_17 1 matrixmul_32_opt matrix.cpp:7:12 input_A_17}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_18 1 matrixmul_32_opt matrix.cpp:7:12 input_A_18}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_19 1 matrixmul_32_opt matrix.cpp:7:12 input_A_19}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_2 1 matrixmul_32_opt matrix.cpp:7:12 input_A_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_20 1 matrixmul_32_opt matrix.cpp:7:12 input_A_20}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_21 1 matrixmul_32_opt matrix.cpp:7:12 input_A_21}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_22 1 matrixmul_32_opt matrix.cpp:7:12 input_A_22}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_23 1 matrixmul_32_opt matrix.cpp:7:12 input_A_23}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_24 1 matrixmul_32_opt matrix.cpp:7:12 input_A_24}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_25 1 matrixmul_32_opt matrix.cpp:7:12 input_A_25}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_26 1 matrixmul_32_opt matrix.cpp:7:12 input_A_26}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_27 1 matrixmul_32_opt matrix.cpp:7:12 input_A_27}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_28 1 matrixmul_32_opt matrix.cpp:7:12 input_A_28}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_29 1 matrixmul_32_opt matrix.cpp:7:12 input_A_29}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_3 1 matrixmul_32_opt matrix.cpp:7:12 input_A_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_30 1 matrixmul_32_opt matrix.cpp:7:12 input_A_30}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_31 1 matrixmul_32_opt matrix.cpp:7:12 input_A_31}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_4 1 matrixmul_32_opt matrix.cpp:7:12 input_A_4}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_5 1 matrixmul_32_opt matrix.cpp:7:12 input_A_5}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_6 1 matrixmul_32_opt matrix.cpp:7:12 input_A_6}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_7 1 matrixmul_32_opt matrix.cpp:7:12 input_A_7}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_8 1 matrixmul_32_opt matrix.cpp:7:12 input_A_8}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location matrix.cpp:7:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc matrix.cpp:7:12 msg_body {array_partition dim=1 type=complete  variable=input_A_9 1 matrixmul_32_opt matrix.cpp:7:12 input_A_9}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 13.877 seconds; current allocated memory: 2.331 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_32_opt.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_32_opt.
Execute       syn_report -model matrixmul_32_opt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
Command       syn_report done; 0.132 sec.
Command     autosyn done; 306.568 sec.
Command   csynth_design done; 342.431 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.585 sec.
Execute       cleanup_all 
