{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449603964668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449603964670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 11:46:04 2015 " "Processing started: Tue Dec 08 11:46:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449603964670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449603964670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449603964670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449603965292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_To_1 " "Found entity 1: MUX_4_To_1" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/MUX_4_To_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_To_1 " "Found entity 1: MUX_2_To_1" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/MUX_2_To_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "Increment.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(5) " "Verilog HDL Declaration information at CU.v(5): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/CU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449603965409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(5) " "Verilog HDL Declaration information at CU.v(5): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/CU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449603965409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file addsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603965422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAMout DataPath.v(15) " "Verilog HDL Implicit Net warning at DataPath.v(15): created implicit net for \"RAMout\"" {  } { { "DataPath.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/DataPath.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MeminstOut DataPath.v(15) " "Verilog HDL Implicit Net warning at DataPath.v(15): created implicit net for \"MeminstOut\"" {  } { { "DataPath.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/DataPath.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regAOut DataPath.v(16) " "Verilog HDL Implicit Net warning at DataPath.v(16): created implicit net for \"regAOut\"" {  } { { "DataPath.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/DataPath.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DisplayState CU.v(34) " "Verilog HDL Implicit Net warning at CU.v(34): created implicit net for \"DisplayState\"" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/CU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRload Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"IRload\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JMPmux Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"JMPmux\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCload Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"PCload\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Meminst Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"Meminst\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWr Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"MemWr\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Asel Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"Asel\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Aload Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"Aload\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sub Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"Sub\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR75 Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"IR75\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Aeq0 Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"Aeq0\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Apos Processor.v(7) " "Verilog HDL Implicit Net warning at Processor.v(7): created implicit net for \"Apos\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603965426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449603965497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:DP1 " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:DP1\"" {  } { { "Processor.v" "DP1" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructioncycleoperations.v 1 1 " "Using design file instructioncycleoperations.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionCycleOperations " "Found entity 1: InstructionCycleOperations" {  } { { "instructioncycleoperations.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructioncycleoperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449603965574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCycleOperations DataPath:DP1\|InstructionCycleOperations:ICO " "Elaborating entity \"InstructionCycleOperations\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\"" {  } { { "DataPath.v" "ICO" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/DataPath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR " "Elaborating entity \"Register\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\"" {  } { { "instructioncycleoperations.v" "IR" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructioncycleoperations.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_To_1 DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:IMP " "Elaborating entity \"MUX_2_To_1\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:IMP\"" {  } { { "instructioncycleoperations.v" "IMP" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructioncycleoperations.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DataPath:DP1\|InstructionCycleOperations:ICO\|Register:PC " "Elaborating entity \"Register\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:PC\"" {  } { { "instructioncycleoperations.v" "PC" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructioncycleoperations.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment DataPath:DP1\|InstructionCycleOperations:ICO\|Increment:Inc1 " "Elaborating entity \"Increment\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|Increment:Inc1\"" {  } { { "instructioncycleoperations.v" "Inc1" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructioncycleoperations.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Increment.v(8) " "Verilog HDL assignment warning at Increment.v(8): truncated value with size 32 to match size of target (5)" {  } { { "Increment.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Increment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449603965618 "|Processor|DataPath:DP1|InstructionCycleOperations:ICO|Increment:Inc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DataPath:DP1\|RAM:ramA " "Elaborating entity \"RAM\" for hierarchy \"DataPath:DP1\|RAM:ramA\"" {  } { { "DataPath.v" "ramA" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/DataPath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionsetoperations.v 1 1 " "Using design file instructionsetoperations.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionSetOperations " "Found entity 1: InstructionSetOperations" {  } { { "instructionsetoperations.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructionsetoperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603965643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449603965643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionSetOperations DataPath:DP1\|InstructionSetOperations:ISO " "Elaborating entity \"InstructionSetOperations\" for hierarchy \"DataPath:DP1\|InstructionSetOperations:ISO\"" {  } { { "DataPath.v" "ISO" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/DataPath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instructionsetoperations.v(24) " "Verilog HDL assignment warning at instructionsetoperations.v(24): truncated value with size 32 to match size of target (1)" {  } { { "instructionsetoperations.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructionsetoperations.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449603965651 "|Processor|DataPath:DP1|InstructionSetOperations:ISO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instructionsetoperations.v(25) " "Verilog HDL assignment warning at instructionsetoperations.v(25): truncated value with size 32 to match size of target (1)" {  } { { "instructionsetoperations.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructionsetoperations.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449603965651 "|Processor|DataPath:DP1|InstructionSetOperations:ISO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_To_1 DataPath:DP1\|InstructionSetOperations:ISO\|MUX_4_To_1:Mux1 " "Elaborating entity \"MUX_4_To_1\" for hierarchy \"DataPath:DP1\|InstructionSetOperations:ISO\|MUX_4_To_1:Mux1\"" {  } { { "instructionsetoperations.v" "Mux1" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructionsetoperations.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965653 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intA MUX_4_To_1.v(12) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(12): variable \"intA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/MUX_4_To_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449603965661 "|Processor|DataPath:DP1|InstructionSetOperations:ISO|MUX_4_To_1:Mux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intB MUX_4_To_1.v(13) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(13): variable \"intB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/MUX_4_To_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449603965661 "|Processor|DataPath:DP1|InstructionSetOperations:ISO|MUX_4_To_1:Mux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intC MUX_4_To_1.v(14) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(14): variable \"intC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/MUX_4_To_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449603965661 "|Processor|DataPath:DP1|InstructionSetOperations:ISO|MUX_4_To_1:Mux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intD MUX_4_To_1.v(15) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(15): variable \"intD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/MUX_4_To_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449603965662 "|Processor|DataPath:DP1|InstructionSetOperations:ISO|MUX_4_To_1:Mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract DataPath:DP1\|InstructionSetOperations:ISO\|AddSubtract:AddSub " "Elaborating entity \"AddSubtract\" for hierarchy \"DataPath:DP1\|InstructionSetOperations:ISO\|AddSubtract:AddSub\"" {  } { { "instructionsetoperations.v" "AddSub" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/instructionsetoperations.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:CU1 " "Elaborating entity \"CU\" for hierarchy \"CU:CU1\"" {  } { { "Processor.v" "CU1" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603965690 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DisplayState CU.v(34) " "Verilog HDL or VHDL warning at CU.v(34): object \"DisplayState\" assigned a value but never read" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/CU.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449603965711 "|Processor|CU:CU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 CU.v(34) " "Verilog HDL assignment warning at CU.v(34): truncated value with size 4 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/CU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449603965711 "|Processor|CU:CU1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449603966669 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "halt GND " "Pin \"halt\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449603966697 "|Processor|halt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449603966697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449603966710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449603966779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449603966939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603966939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/Processor/Processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603967036 "|Processor|enter"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449603967036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449603967038 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449603967038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449603967038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449603967094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 11:46:07 2015 " "Processing ended: Tue Dec 08 11:46:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449603967094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449603967094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449603967094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449603967094 ""}
