Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  8 11:28:01 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 15137 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.299    -6345.228                   2321                32915        0.051        0.000                      0                32915        3.000        0.000                       0                 15144  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -5.323    -2874.189                   1807                31481        0.125        0.000                      0                31481        3.750        0.000                       0                 14509  
  clk_out2_clk_wiz_0         -1.578       -8.055                      6                 1422        0.130        0.000                      0                 1422        7.192        0.000                       0                   631  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -5.323    -2872.772                   1804                31481        0.125        0.000                      0                31481        3.750        0.000                       0                 14509  
  clk_out2_clk_wiz_0_1       -1.577       -8.047                      6                 1422        0.130        0.000                      0                 1422        7.192        0.000                       0                   631  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -4.080     -139.474                     47                   47        0.092        0.000                      0                   47  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -5.323    -2874.189                   1807                31481        0.051        0.000                      0                31481  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -4.078     -139.411                     47                   47        0.094        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -8.299    -3323.510                    461                  461        0.122        0.000                      0                  461  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -8.299    -3323.510                    461                  461        0.122        0.000                      0                  461  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.578       -8.055                      6                 1422        0.051        0.000                      0                 1422  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -5.323    -2874.189                   1807                31481        0.051        0.000                      0                31481  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -4.080     -139.474                     47                   47        0.092        0.000                      0                   47  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -4.078     -139.411                     47                   47        0.094        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -8.297    -3322.892                    461                  461        0.123        0.000                      0                  461  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.578       -8.055                      6                 1422        0.051        0.000                      0                 1422  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -8.297    -3322.892                    461                  461        0.123        0.000                      0                  461  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         1807  Failing Endpoints,  Worst Slack       -5.323ns,  Total Violation    -2874.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.197ns  (logic 10.693ns (70.362%)  route 4.504ns (29.638%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.268 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.268    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.302ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 10.672ns (70.321%)  route 4.504ns (29.679%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.247 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.247    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                 -5.302    

Slack (VIOLATED) :        -5.267ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.315ns  (logic 10.810ns (70.586%)  route 4.505ns (29.414%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.163 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.163    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.386 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.386    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y151        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 -5.267    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.312ns  (logic 10.807ns (70.580%)  route 4.505ns (29.420%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.383 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.383    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.243ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 10.786ns (70.540%)  route 4.505ns (29.460%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.362 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.362    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -5.243    

Slack (VIOLATED) :        -5.228ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.102ns  (logic 10.598ns (70.176%)  route 4.504ns (29.824%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.173 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.173    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -5.228    

Slack (VIOLATED) :        -5.227ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 10.767ns (70.958%)  route 4.407ns (29.042%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.020    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X64Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.243 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    14.243    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)        0.062     9.016    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 -5.227    

Slack (VIOLATED) :        -5.225ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.171ns  (logic 10.764ns (70.952%)  route 4.407ns (29.048%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.240 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    14.240    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.488     8.467    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.062     9.015    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                 -5.225    

Slack (VIOLATED) :        -5.212ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.582ns (70.144%)  route 4.504ns (29.856%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.157 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.157    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                 -5.212    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.083ns  (logic 10.579ns (70.138%)  route 4.504ns (29.862%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.154 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.154    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.467    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
                         clock pessimism              0.254    -0.586    
    SLICE_X60Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.469    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X43Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[12]
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.475    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.126    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.820    -0.853    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.275    -0.578    
    SLICE_X56Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.469    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.432%)  route 0.139ns (49.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y57         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=3, routed)           0.139    -0.318    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre0_0[16]
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.837    -0.836    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X46Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.444    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/Q
                         net (fo=1, routed)           0.132    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[7]
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.275    -0.563    
    SLICE_X58Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.455    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y90         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=1, routed)           0.132    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X58Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.454    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.469    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X53Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.111    -0.350    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.255    -0.586    
    SLICE_X54Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.477    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.553    -0.611    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X61Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.137    -0.333    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X60Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.460    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack       -1.578ns,  Total Violation       -8.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.578ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 8.281ns (49.332%)  route 8.505ns (50.668%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.355    15.219 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.423    15.641    xvga1/rgb[1]_i_2_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    15.968 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    15.968    xvga1_n_58
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.032    14.390    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                 -1.578    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 8.049ns (48.504%)  route 8.545ns (51.496%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.463    15.653    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    15.777    xvga1_n_55
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.032    14.391    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.381ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.589ns  (logic 8.049ns (48.519%)  route 8.540ns (51.481%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.458    15.648    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.772 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    15.772    xvga1_n_56
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.390    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.772    
  -------------------------------------------------------------------
                         slack                                 -1.381    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.568ns  (logic 8.049ns (48.581%)  route 8.519ns (51.419%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.437    15.626    xvga1/rgb[11]_i_3_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.750 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    15.750    xvga1_n_54
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.031    14.389    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -15.750    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 8.049ns (48.910%)  route 8.408ns (51.090%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.325    15.515    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.124    15.639 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    15.639    xvga1_n_57
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.390    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 8.049ns (49.363%)  route 8.257ns (50.637%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.199    14.605    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.326    14.931 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    15.364    xvga1/rgb[0]_i_2_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.488 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    15.488    xvga1_n_59
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.029    14.387    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.449ns  (logic 7.385ns (54.910%)  route 6.064ns (45.090%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.631    -0.909    my_buffer/clk_out2
    SLICE_X14Y100        FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.561     1.170    plot/signal_in[4]
    SLICE_X13Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.294 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.294    plot/scaled_signal_height1_i_20_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.826 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.826    plot/scaled_signal_height1_i_15_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.940 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.940    plot/scaled_signal_height1_i_14_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.162 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.781     2.943    plot/A_0[22]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      4.016     6.959 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.034     7.993    plot/scaled_signal_height1_n_94
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     8.698    plot/p_0_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.278 r  plot/pixel_out_function_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.278    plot/pixel_out_function_reg[0]_i_23_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  plot/pixel_out_function_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.392    plot/pixel_out_function_reg[0]_i_22_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.631 f  plot/pixel_out_function_reg[0]_i_21/O[2]
                         net (fo=1, routed)           0.834    10.464    plot/pixel_out_function2[11]
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.302    10.766 r  plot/pixel_out_function[0]_i_7/O
                         net (fo=1, routed)           0.000    10.766    plot/pixel_out_function[0]_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.142 r  plot/pixel_out_function_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           1.274    12.416    xvga1/CO[0]
    SLICE_X14Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.540 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.540    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.518    13.882    plot/clk_out2
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.363    
                         clock uncertainty           -0.079    14.283    
    SLICE_X14Y84         FDRE (Setup_fdre_C_D)        0.077    14.360    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[4]/Q
                         net (fo=5, routed)           0.231    -0.224    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.354    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.078    -0.348    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.070    -0.496    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.966%)  route 0.251ns (64.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[1]/Q
                         net (fo=8, routed)           0.251    -0.203    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.354    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[5]/Q
                         net (fo=4, routed)           0.280    -0.174    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.333    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.889%)  route 0.115ns (38.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.599    -0.565    my_buffer/clk_out2
    SLICE_X1Y100         FDRE                                         r  my_buffer/past_signal10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  my_buffer/past_signal10_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.310    my_buffer/past_signal10_reg[7]_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  my_buffer/past_signal11[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    my_buffer/past_signal11[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.872    -0.801    my_buffer/clk_out2
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121    -0.428    my_buffer/past_signal11_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.882%)  route 0.125ns (40.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.301    my_buffer/past_signal6_reg[5]_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.429    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.228%)  route 0.277ns (62.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X10Y106        FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.277    -0.155    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.333    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X40Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.097    -0.359    xvga1/vblank
    SLICE_X41Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.314    xvga1/blank_out_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    xvga1/clk_out2
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.250    -0.584    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.091    -0.493    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.415%)  route 0.144ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.144    -0.312    vsync
    SLICE_X28Y84         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.836    -0.837    clk_65mhz
    SLICE_X28Y84         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.070    -0.492    vs_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 past_fast_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  past_fast_value_reg/Q
                         net (fo=1, routed)           0.059    -0.363    encoder3_sw_debounce/past_fast_value
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.098    -0.265 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000    -0.265    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.450    is_fast_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X43Y92     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X44Y92     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X44Y92     rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X45Y93     rgb_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y94     xvga1/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y94     xvga1/hcount_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y94     xvga1/hcount_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     xvga1/hsync_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y92     rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y93     rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y93     rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y92     rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y92     rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         1804  Failing Endpoints,  Worst Slack       -5.323ns,  Total Violation    -2872.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.197ns  (logic 10.693ns (70.362%)  route 4.504ns (29.638%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.268 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.268    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.073     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.302ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 10.672ns (70.321%)  route 4.504ns (29.679%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.247 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.247    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.073     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                 -5.302    

Slack (VIOLATED) :        -5.266ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.315ns  (logic 10.810ns (70.586%)  route 4.505ns (29.414%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.163 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.163    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.386 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.386    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.073     9.058    
    SLICE_X53Y151        FDRE (Setup_fdre_C_D)        0.062     9.120    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 -5.266    

Slack (VIOLATED) :        -5.263ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.312ns  (logic 10.807ns (70.580%)  route 4.505ns (29.420%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.383 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.383    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.073     9.058    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.120    FM_stage_1/FM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                 -5.263    

Slack (VIOLATED) :        -5.242ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 10.786ns (70.540%)  route 4.505ns (29.460%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.362 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.362    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.073     9.058    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.120    FM_stage_1/FM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -5.242    

Slack (VIOLATED) :        -5.228ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.102ns  (logic 10.598ns (70.176%)  route 4.504ns (29.824%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.173 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.173    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.073     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -5.228    

Slack (VIOLATED) :        -5.226ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 10.767ns (70.958%)  route 4.407ns (29.042%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.020    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X64Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.243 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    14.243    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.073     8.955    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)        0.062     9.017    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 -5.226    

Slack (VIOLATED) :        -5.224ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.171ns  (logic 10.764ns (70.952%)  route 4.407ns (29.048%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.240 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    14.240    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.488     8.467    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.073     8.954    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.062     9.016    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                 -5.224    

Slack (VIOLATED) :        -5.212ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.582ns (70.144%)  route 4.504ns (29.856%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.157 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.157    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.073     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                 -5.212    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.083ns  (logic 10.579ns (70.138%)  route 4.504ns (29.862%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.154 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.154    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.073     8.883    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.467    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
                         clock pessimism              0.254    -0.586    
    SLICE_X60Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.469    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X43Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[12]
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.475    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.126    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.820    -0.853    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.275    -0.578    
    SLICE_X56Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.469    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.432%)  route 0.139ns (49.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y57         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=3, routed)           0.139    -0.318    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre0_0[16]
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.837    -0.836    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X46Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.444    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/Q
                         net (fo=1, routed)           0.132    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[7]
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.275    -0.563    
    SLICE_X58Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.455    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y90         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=1, routed)           0.132    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X58Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.454    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.469    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X53Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.111    -0.350    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.255    -0.586    
    SLICE_X54Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.477    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.553    -0.611    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X61Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.137    -0.333    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X60Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.460    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack       -1.577ns,  Total Violation       -8.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.577ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 8.281ns (49.332%)  route 8.505ns (50.668%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.355    15.219 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.423    15.641    xvga1/rgb[1]_i_2_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    15.968 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    15.968    xvga1_n_58
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.078    14.360    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.032    14.392    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                 -1.577    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 8.049ns (48.504%)  route 8.545ns (51.496%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.463    15.653    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    15.777    xvga1_n_55
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.078    14.361    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.032    14.393    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.380ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.589ns  (logic 8.049ns (48.519%)  route 8.540ns (51.481%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.458    15.648    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.772 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    15.772    xvga1_n_56
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.078    14.361    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -15.772    
  -------------------------------------------------------------------
                         slack                                 -1.380    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.568ns  (logic 8.049ns (48.581%)  route 8.519ns (51.419%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.437    15.626    xvga1/rgb[11]_i_3_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.750 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    15.750    xvga1_n_54
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.078    14.360    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.031    14.391    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -15.750    
  -------------------------------------------------------------------
                         slack                                 -1.360    

Slack (VIOLATED) :        -1.247ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 8.049ns (48.910%)  route 8.408ns (51.090%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.325    15.515    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.124    15.639 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    15.639    xvga1_n_57
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.078    14.361    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -1.247    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 8.049ns (49.363%)  route 8.257ns (50.637%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.199    14.605    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.326    14.931 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    15.364    xvga1/rgb[0]_i_2_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.488 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    15.488    xvga1_n_59
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.078    14.360    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.029    14.389    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.449ns  (logic 7.385ns (54.910%)  route 6.064ns (45.090%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.631    -0.909    my_buffer/clk_out2
    SLICE_X14Y100        FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.561     1.170    plot/signal_in[4]
    SLICE_X13Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.294 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.294    plot/scaled_signal_height1_i_20_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.826 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.826    plot/scaled_signal_height1_i_15_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.940 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.940    plot/scaled_signal_height1_i_14_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.162 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.781     2.943    plot/A_0[22]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      4.016     6.959 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.034     7.993    plot/scaled_signal_height1_n_94
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     8.698    plot/p_0_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.278 r  plot/pixel_out_function_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.278    plot/pixel_out_function_reg[0]_i_23_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  plot/pixel_out_function_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.392    plot/pixel_out_function_reg[0]_i_22_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.631 f  plot/pixel_out_function_reg[0]_i_21/O[2]
                         net (fo=1, routed)           0.834    10.464    plot/pixel_out_function2[11]
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.302    10.766 r  plot/pixel_out_function[0]_i_7/O
                         net (fo=1, routed)           0.000    10.766    plot/pixel_out_function[0]_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.142 r  plot/pixel_out_function_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           1.274    12.416    xvga1/CO[0]
    SLICE_X14Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.540 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.540    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.518    13.882    plot/clk_out2
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.363    
                         clock uncertainty           -0.078    14.285    
    SLICE_X14Y84         FDRE (Setup_fdre_C_D)        0.077    14.362    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.078    14.274    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.105    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.078    14.274    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.105    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.078    14.274    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.105    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[4]/Q
                         net (fo=5, routed)           0.231    -0.224    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.354    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.078    -0.348    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.070    -0.496    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.966%)  route 0.251ns (64.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[1]/Q
                         net (fo=8, routed)           0.251    -0.203    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.354    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[5]/Q
                         net (fo=4, routed)           0.280    -0.174    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.333    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.889%)  route 0.115ns (38.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.599    -0.565    my_buffer/clk_out2
    SLICE_X1Y100         FDRE                                         r  my_buffer/past_signal10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  my_buffer/past_signal10_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.310    my_buffer/past_signal10_reg[7]_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  my_buffer/past_signal11[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    my_buffer/past_signal11[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.872    -0.801    my_buffer/clk_out2
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121    -0.428    my_buffer/past_signal11_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.882%)  route 0.125ns (40.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.301    my_buffer/past_signal6_reg[5]_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.429    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.228%)  route 0.277ns (62.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X10Y106        FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.277    -0.155    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.333    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X40Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.097    -0.359    xvga1/vblank
    SLICE_X41Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.314    xvga1/blank_out_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    xvga1/clk_out2
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.250    -0.584    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.091    -0.493    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.415%)  route 0.144ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.144    -0.312    vsync
    SLICE_X28Y84         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.836    -0.837    clk_65mhz
    SLICE_X28Y84         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.070    -0.492    vs_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 past_fast_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  past_fast_value_reg/Q
                         net (fo=1, routed)           0.059    -0.363    encoder3_sw_debounce/past_fast_value
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.098    -0.265 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000    -0.265    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.450    is_fast_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X43Y92     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X44Y92     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X44Y92     rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X45Y93     rgb_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y94     xvga1/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y94     xvga1/hcount_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y94     xvga1/hcount_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     xvga1/hsync_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y92     rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y93     rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y93     rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_histogram/current_position_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y92     rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y92     rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y92     rgb_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -4.080ns,  Total Violation     -139.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.080ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.697ns  (logic 0.670ns (18.124%)  route 3.027ns (81.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.152   170.809 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.225   172.034    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774   167.954    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.954    
                         arrival time                        -172.034    
  -------------------------------------------------------------------
                         slack                                 -4.080    

Slack (VIOLATED) :        -3.967ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.791ns  (logic 0.779ns (20.546%)  route 3.012ns (79.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.658   170.473    xvga1/hcount[9]
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.301   170.774 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           1.355   172.129    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -172.129    
  -------------------------------------------------------------------
                         slack                                 -3.967    

Slack (VIOLATED) :        -3.941ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.766ns  (logic 0.642ns (17.049%)  route 3.124ns (82.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124   170.781 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.322   172.103    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -172.103    
  -------------------------------------------------------------------
                         slack                                 -3.941    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.559ns  (logic 0.580ns (16.295%)  route 2.979ns (83.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.652   170.440    xvga1/hcount_out[4]
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124   170.564 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.327   171.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.891    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.650%)  route 2.904ns (83.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.670   170.458    xvga1/hcount_out[4]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.124   170.582 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.234   171.816    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.816    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.407ns  (logic 0.580ns (17.022%)  route 2.827ns (82.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.747   170.535    xvga1/hcount_out[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I1_O)        0.124   170.659 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.080   171.739    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.739    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.548ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.031%)  route 2.731ns (80.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.652   170.507    xvga1/hcount_out[8]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124   170.631 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.080   171.710    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.710    
  -------------------------------------------------------------------
                         slack                                 -3.548    

Slack (VIOLATED) :        -3.535ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.033%)  route 2.731ns (80.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 168.324 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.633   168.324    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518   168.842 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.439   170.281    xvga1/hcount_out[6]
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.124   170.405 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.292   171.697    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.697    
  -------------------------------------------------------------------
                         slack                                 -3.535    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.979ns  (logic 1.929ns (48.485%)  route 2.050ns (51.515%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 168.571 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.001 r  adjust_frequency/center_frequency_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   171.001    adjust_frequency/center_frequency_out_reg[15]_i_3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   171.223 r  adjust_frequency/center_frequency_out_reg[17]_i_7/O[0]
                         net (fo=1, routed)           0.832   172.056    adjust_frequency/in5[16]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.325   172.381 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.381    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.591   168.571    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.966    
                         clock uncertainty           -0.199   168.767    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.118   168.885    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.885    
                         arrival time                        -172.381    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.427ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.864ns  (logic 1.837ns (47.543%)  route 2.027ns (52.457%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 168.568 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   171.126 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.810   171.936    adjust_frequency/in5[14]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.330   172.266 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000   172.266    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.588   168.568    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.395   168.963    
                         clock uncertainty           -0.199   168.764    
    SLICE_X5Y76          FDSE (Setup_fdse_C_D)        0.075   168.839    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                        168.839    
                         arrival time                        -172.266    
  -------------------------------------------------------------------
                         slack                                 -3.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.543%)  route 0.580ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.124    vsync_synchronize/vsync
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    vsync_synchronize/clk_out1
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X30Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.032    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.227ns (23.835%)  route 0.725ns (76.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=26, routed)          0.205    -0.264    xvga1/hcount_out[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.099    -0.165 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.521     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.814%)  route 0.803ns (81.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.326    -0.129    xvga1/hcount_out[5]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.084 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.477     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.301%)  route 0.820ns (79.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.284    -0.149    xvga1/hcount_out[6]
    SLICE_X42Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.537     0.432    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (17.999%)  route 0.847ns (82.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.315    -0.142    xvga1/hcount_out[0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.097 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.533     0.436    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.418%)  route 0.723ns (77.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.723     0.317    adjust_frequency/is_fast
    SLICE_X2Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.362 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.864    -0.809    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.199    -0.053    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     0.068    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.933%)  route 0.851ns (82.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.374    -0.081    xvga1/hcount_out[5]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.477     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.248%)  route 0.892ns (82.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.324    -0.131    xvga1/hcount_out[5]
    SLICE_X43Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.568     0.482    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.497ns (52.132%)  route 0.456ns (47.868%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.060 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009     0.069    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.134 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.142     0.275    adjust_frequency/in5[10]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.108     0.383 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.383    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.859    -0.814    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.199    -0.058    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.091     0.033    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.381ns (37.929%)  route 0.623ns (62.071%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.008 r  adjust_frequency/center_frequency_out_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.318     0.325    adjust_frequency/in5[7]
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.109     0.434 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.434    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.861    -0.812    adjust_frequency/clk_out1
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.199    -0.056    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.131     0.075    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         1807  Failing Endpoints,  Worst Slack       -5.323ns,  Total Violation    -2874.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.197ns  (logic 10.693ns (70.362%)  route 4.504ns (29.638%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.268 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.268    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.302ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 10.672ns (70.321%)  route 4.504ns (29.679%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.247 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.247    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                 -5.302    

Slack (VIOLATED) :        -5.267ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.315ns  (logic 10.810ns (70.586%)  route 4.505ns (29.414%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.163 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.163    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.386 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.386    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y151        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 -5.267    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.312ns  (logic 10.807ns (70.580%)  route 4.505ns (29.420%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.383 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.383    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.243ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 10.786ns (70.540%)  route 4.505ns (29.460%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.362 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.362    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -5.243    

Slack (VIOLATED) :        -5.228ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.102ns  (logic 10.598ns (70.176%)  route 4.504ns (29.824%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.173 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.173    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -5.228    

Slack (VIOLATED) :        -5.227ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 10.767ns (70.958%)  route 4.407ns (29.042%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.020    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X64Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.243 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    14.243    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)        0.062     9.016    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 -5.227    

Slack (VIOLATED) :        -5.225ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.171ns  (logic 10.764ns (70.952%)  route 4.407ns (29.048%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.240 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    14.240    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.488     8.467    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.062     9.015    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                 -5.225    

Slack (VIOLATED) :        -5.212ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.582ns (70.144%)  route 4.504ns (29.856%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.157 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.157    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                 -5.212    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.083ns  (logic 10.579ns (70.138%)  route 4.504ns (29.862%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.154 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.154    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X60Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.395    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X43Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[12]
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.126    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.820    -0.853    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X56Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.395    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.432%)  route 0.139ns (49.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y57         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=3, routed)           0.139    -0.318    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre0_0[16]
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.837    -0.836    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X46Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.370    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/Q
                         net (fo=1, routed)           0.132    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[7]
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X58Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.381    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y90         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=1, routed)           0.132    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X58Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.380    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.395    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X53Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.111    -0.350    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X54Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.403    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.553    -0.611    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X61Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.137    -0.333    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X60Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.386    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -4.078ns,  Total Violation     -139.411ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.078ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.697ns  (logic 0.670ns (18.124%)  route 3.027ns (81.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.152   170.809 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.225   172.034    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774   167.955    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.955    
                         arrival time                        -172.034    
  -------------------------------------------------------------------
                         slack                                 -4.078    

Slack (VIOLATED) :        -3.965ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.791ns  (logic 0.779ns (20.546%)  route 3.012ns (79.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.658   170.473    xvga1/hcount[9]
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.301   170.774 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           1.355   172.129    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.129    
  -------------------------------------------------------------------
                         slack                                 -3.965    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.766ns  (logic 0.642ns (17.049%)  route 3.124ns (82.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124   170.781 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.322   172.103    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.103    
  -------------------------------------------------------------------
                         slack                                 -3.939    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.559ns  (logic 0.580ns (16.295%)  route 2.979ns (83.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.652   170.440    xvga1/hcount_out[4]
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124   170.564 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.327   171.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.891    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.652ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.650%)  route 2.904ns (83.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.670   170.458    xvga1/hcount_out[4]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.124   170.582 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.234   171.816    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.816    
  -------------------------------------------------------------------
                         slack                                 -3.652    

Slack (VIOLATED) :        -3.576ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.407ns  (logic 0.580ns (17.022%)  route 2.827ns (82.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.747   170.535    xvga1/hcount_out[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I1_O)        0.124   170.659 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.080   171.739    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.739    
  -------------------------------------------------------------------
                         slack                                 -3.576    

Slack (VIOLATED) :        -3.547ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.031%)  route 2.731ns (80.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.652   170.507    xvga1/hcount_out[8]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124   170.631 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.080   171.710    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.710    
  -------------------------------------------------------------------
                         slack                                 -3.547    

Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.033%)  route 2.731ns (80.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 168.324 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.633   168.324    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518   168.842 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.439   170.281    xvga1/hcount_out[6]
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.124   170.405 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.292   171.697    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.697    
  -------------------------------------------------------------------
                         slack                                 -3.534    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.979ns  (logic 1.929ns (48.485%)  route 2.050ns (51.515%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 168.571 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.001 r  adjust_frequency/center_frequency_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   171.001    adjust_frequency/center_frequency_out_reg[15]_i_3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   171.223 r  adjust_frequency/center_frequency_out_reg[17]_i_7/O[0]
                         net (fo=1, routed)           0.832   172.056    adjust_frequency/in5[16]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.325   172.381 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.381    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.591   168.571    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.966    
                         clock uncertainty           -0.198   168.768    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.118   168.886    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.886    
                         arrival time                        -172.381    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.426ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.864ns  (logic 1.837ns (47.543%)  route 2.027ns (52.457%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 168.568 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   171.126 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.810   171.936    adjust_frequency/in5[14]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.330   172.266 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000   172.266    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.588   168.568    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.395   168.963    
                         clock uncertainty           -0.198   168.765    
    SLICE_X5Y76          FDSE (Setup_fdse_C_D)        0.075   168.840    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                        168.840    
                         arrival time                        -172.266    
  -------------------------------------------------------------------
                         slack                                 -3.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.543%)  route 0.580ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.124    vsync_synchronize/vsync
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    vsync_synchronize/clk_out1
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.086    
    SLICE_X30Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.031    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.227ns (23.835%)  route 0.725ns (76.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=26, routed)          0.205    -0.264    xvga1/hcount_out[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.099    -0.165 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.521     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.814%)  route 0.803ns (81.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.326    -0.129    xvga1/hcount_out[5]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.084 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.477     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.301%)  route 0.820ns (79.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.284    -0.149    xvga1/hcount_out[6]
    SLICE_X42Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.537     0.432    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (17.999%)  route 0.847ns (82.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.315    -0.142    xvga1/hcount_out[0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.097 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.533     0.436    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.418%)  route 0.723ns (77.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.723     0.317    adjust_frequency/is_fast
    SLICE_X2Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.362 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.864    -0.809    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.198    -0.054    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     0.067    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.933%)  route 0.851ns (82.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.374    -0.081    xvga1/hcount_out[5]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.477     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.248%)  route 0.892ns (82.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.324    -0.131    xvga1/hcount_out[5]
    SLICE_X43Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.568     0.482    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.497ns (52.132%)  route 0.456ns (47.868%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.060 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009     0.069    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.134 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.142     0.275    adjust_frequency/in5[10]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.108     0.383 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.383    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.859    -0.814    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.198    -0.059    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.091     0.032    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.381ns (37.929%)  route 0.623ns (62.071%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.008 r  adjust_frequency/center_frequency_out_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.318     0.325    adjust_frequency/in5[7]
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.109     0.434 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.434    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.861    -0.812    adjust_frequency/clk_out1
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.198    -0.057    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.131     0.074    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          461  Failing Endpoints,  Worst Slack       -8.299ns,  Total Violation    -3323.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.263ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.405ns  (logic 3.304ns (39.308%)  route 5.101ns (60.692%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 29.259 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.507    36.882    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I2_O)        0.124    37.006 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.506    37.513    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.511    29.259    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.199    29.455    
    SLICE_X11Y106        FDRE (Setup_fdre_C_CE)      -0.205    29.250    my_buffer/frame2_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.250    
                         arrival time                         -37.513    
  -------------------------------------------------------------------
                         slack                                 -8.263    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_12_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.543%)  route 0.318ns (43.457%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    xvga1/clkb
    SLICE_X46Y91         FDRE                                         r  xvga1/pixel[0]_i_12_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/pixel[0]_i_12_psbram/Q
                         net (fo=2, routed)           0.318    -0.117    xvga1/doutb[0]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.042    -0.075 r  xvga1/pixel[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.075    xvga1/pixel[0]_i_8_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.057 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.057    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.133 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.133    fft_histogram/D[0]
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    fft_histogram/clk_out2
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.199    -0.080    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.091     0.011    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.356%)  route 0.587ns (80.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.587     0.162    encoder3_sw_db
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.199    -0.052    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.060     0.008    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.625%)  route 0.576ns (73.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.576     0.152    my_trigger/sample_offset[2]
    SLICE_X11Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.197 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[2]_1
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.199    -0.070    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092     0.022    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.254ns (30.686%)  route 0.574ns (69.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.241    -0.190    condition_AM_for_DAC/sample_offset[7]
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  condition_AM_for_DAC/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.333     0.189    my_trigger/signal_to_display[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/past_signal_reg[11]_1
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.121     0.045    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.656%)  route 0.673ns (78.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X11Y99         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.673     0.226    my_trigger/sample_offset[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.271 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.271    my_buffer/past_signal_reg[1]_1
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     0.045    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.173%)  route 0.656ns (75.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.656     0.231    my_buffer/sample_offset[0]
    SLICE_X8Y107         LUT5 (Prop_lut5_I1_O)        0.045     0.276 r  my_buffer/data_to_frame1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.276    my_buffer/data_to_frame10_in[0]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.043    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.728%)  route 0.672ns (76.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.672     0.248    my_trigger/sample_offset[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    my_buffer/past_signal_reg[0]_1
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.199    -0.070    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.121     0.051    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.591%)  route 0.717ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.717     0.292    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.045     0.337 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.337    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.199    -0.052    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     0.068    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.258ns (27.915%)  route 0.666ns (72.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.375     0.281    my_buffer/signal_to_display[5]
    SLICE_X8Y105         LUT4 (Prop_lut4_I0_O)        0.049     0.330 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.330    my_buffer/data_to_frame20_in[9]
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.131     0.054    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.252ns (26.688%)  route 0.692ns (73.312%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.401     0.307    my_buffer/signal_to_display[5]
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.043     0.350 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.350    my_buffer/data_to_frame10_in[9]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.131     0.053    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          461  Failing Endpoints,  Worst Slack       -8.299ns,  Total Violation    -3323.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.199    29.452    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.263ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.405ns  (logic 3.304ns (39.308%)  route 5.101ns (60.692%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 29.259 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.507    36.882    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I2_O)        0.124    37.006 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.506    37.513    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.511    29.259    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.199    29.455    
    SLICE_X11Y106        FDRE (Setup_fdre_C_CE)      -0.205    29.250    my_buffer/frame2_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.250    
                         arrival time                         -37.513    
  -------------------------------------------------------------------
                         slack                                 -8.263    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.199    29.451    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.282    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_12_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.543%)  route 0.318ns (43.457%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    xvga1/clkb
    SLICE_X46Y91         FDRE                                         r  xvga1/pixel[0]_i_12_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/pixel[0]_i_12_psbram/Q
                         net (fo=2, routed)           0.318    -0.117    xvga1/doutb[0]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.042    -0.075 r  xvga1/pixel[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.075    xvga1/pixel[0]_i_8_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.057 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.057    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.133 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.133    fft_histogram/D[0]
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    fft_histogram/clk_out2
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.199    -0.080    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.091     0.011    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.356%)  route 0.587ns (80.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.587     0.162    encoder3_sw_db
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.199    -0.052    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.060     0.008    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.625%)  route 0.576ns (73.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.576     0.152    my_trigger/sample_offset[2]
    SLICE_X11Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.197 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[2]_1
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.199    -0.070    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092     0.022    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.254ns (30.686%)  route 0.574ns (69.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.241    -0.190    condition_AM_for_DAC/sample_offset[7]
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  condition_AM_for_DAC/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.333     0.189    my_trigger/signal_to_display[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/past_signal_reg[11]_1
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.121     0.045    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.656%)  route 0.673ns (78.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X11Y99         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.673     0.226    my_trigger/sample_offset[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.271 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.271    my_buffer/past_signal_reg[1]_1
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     0.045    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.173%)  route 0.656ns (75.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.656     0.231    my_buffer/sample_offset[0]
    SLICE_X8Y107         LUT5 (Prop_lut5_I1_O)        0.045     0.276 r  my_buffer/data_to_frame1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.276    my_buffer/data_to_frame10_in[0]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.043    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.728%)  route 0.672ns (76.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.672     0.248    my_trigger/sample_offset[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    my_buffer/past_signal_reg[0]_1
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.199    -0.070    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.121     0.051    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.591%)  route 0.717ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.717     0.292    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.045     0.337 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.337    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.199    -0.052    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     0.068    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.258ns (27.915%)  route 0.666ns (72.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.375     0.281    my_buffer/signal_to_display[5]
    SLICE_X8Y105         LUT4 (Prop_lut4_I0_O)        0.049     0.330 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.330    my_buffer/data_to_frame20_in[9]
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.131     0.054    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.252ns (26.688%)  route 0.692ns (73.312%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.401     0.307    my_buffer/signal_to_display[5]
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.043     0.350 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.350    my_buffer/data_to_frame10_in[9]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.131     0.053    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack       -1.578ns,  Total Violation       -8.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.578ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 8.281ns (49.332%)  route 8.505ns (50.668%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.355    15.219 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.423    15.641    xvga1/rgb[1]_i_2_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    15.968 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    15.968    xvga1_n_58
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.032    14.390    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                 -1.578    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 8.049ns (48.504%)  route 8.545ns (51.496%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.463    15.653    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    15.777    xvga1_n_55
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.032    14.391    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.381ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.589ns  (logic 8.049ns (48.519%)  route 8.540ns (51.481%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.458    15.648    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.772 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    15.772    xvga1_n_56
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.390    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.772    
  -------------------------------------------------------------------
                         slack                                 -1.381    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.568ns  (logic 8.049ns (48.581%)  route 8.519ns (51.419%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.437    15.626    xvga1/rgb[11]_i_3_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.750 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    15.750    xvga1_n_54
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.031    14.389    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -15.750    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 8.049ns (48.910%)  route 8.408ns (51.090%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.325    15.515    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.124    15.639 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    15.639    xvga1_n_57
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.390    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 8.049ns (49.363%)  route 8.257ns (50.637%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.199    14.605    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.326    14.931 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    15.364    xvga1/rgb[0]_i_2_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.488 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    15.488    xvga1_n_59
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.029    14.387    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.449ns  (logic 7.385ns (54.910%)  route 6.064ns (45.090%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.631    -0.909    my_buffer/clk_out2
    SLICE_X14Y100        FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.561     1.170    plot/signal_in[4]
    SLICE_X13Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.294 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.294    plot/scaled_signal_height1_i_20_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.826 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.826    plot/scaled_signal_height1_i_15_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.940 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.940    plot/scaled_signal_height1_i_14_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.162 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.781     2.943    plot/A_0[22]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      4.016     6.959 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.034     7.993    plot/scaled_signal_height1_n_94
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     8.698    plot/p_0_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.278 r  plot/pixel_out_function_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.278    plot/pixel_out_function_reg[0]_i_23_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  plot/pixel_out_function_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.392    plot/pixel_out_function_reg[0]_i_22_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.631 f  plot/pixel_out_function_reg[0]_i_21/O[2]
                         net (fo=1, routed)           0.834    10.464    plot/pixel_out_function2[11]
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.302    10.766 r  plot/pixel_out_function[0]_i_7/O
                         net (fo=1, routed)           0.000    10.766    plot/pixel_out_function[0]_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.142 r  plot/pixel_out_function_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           1.274    12.416    xvga1/CO[0]
    SLICE_X14Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.540 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.540    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.518    13.882    plot/clk_out2
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.363    
                         clock uncertainty           -0.079    14.283    
    SLICE_X14Y84         FDRE (Setup_fdre_C_D)        0.077    14.360    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[4]/Q
                         net (fo=5, routed)           0.231    -0.224    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.079    -0.457    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.274    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.078    -0.348    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.070    -0.417    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.966%)  route 0.251ns (64.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[1]/Q
                         net (fo=8, routed)           0.251    -0.203    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.079    -0.457    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.274    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[5]/Q
                         net (fo=4, routed)           0.280    -0.174    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.253    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.889%)  route 0.115ns (38.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.599    -0.565    my_buffer/clk_out2
    SLICE_X1Y100         FDRE                                         r  my_buffer/past_signal10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  my_buffer/past_signal10_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.310    my_buffer/past_signal10_reg[7]_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  my_buffer/past_signal11[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    my_buffer/past_signal11[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.872    -0.801    my_buffer/clk_out2
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.079    -0.470    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121    -0.349    my_buffer/past_signal11_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.882%)  route 0.125ns (40.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.301    my_buffer/past_signal6_reg[5]_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.079    -0.471    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.350    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.228%)  route 0.277ns (62.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X10Y106        FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.277    -0.155    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.253    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X40Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.097    -0.359    xvga1/vblank
    SLICE_X41Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.314    xvga1/blank_out_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    xvga1/clk_out2
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.079    -0.505    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.091    -0.414    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.415%)  route 0.144ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.144    -0.312    vsync
    SLICE_X28Y84         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.836    -0.837    clk_65mhz
    SLICE_X28Y84         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.079    -0.483    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.070    -0.413    vs_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 past_fast_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  past_fast_value_reg/Q
                         net (fo=1, routed)           0.059    -0.363    encoder3_sw_debounce/past_fast_value
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.098    -0.265 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000    -0.265    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.079    -0.491    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.371    is_fast_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         1807  Failing Endpoints,  Worst Slack       -5.323ns,  Total Violation    -2874.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.197ns  (logic 10.693ns (70.362%)  route 4.504ns (29.638%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.268 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.268    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.302ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.176ns  (logic 10.672ns (70.321%)  route 4.504ns (29.679%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.247 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.247    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                 -5.302    

Slack (VIOLATED) :        -5.267ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.315ns  (logic 10.810ns (70.586%)  route 4.505ns (29.414%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.163 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.163    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.386 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.386    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y151        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y151        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 -5.267    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.312ns  (logic 10.807ns (70.580%)  route 4.505ns (29.420%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.383 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.383    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.243ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 10.786ns (70.540%)  route 4.505ns (29.460%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    14.049    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.362 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.362    FM_stage_1/FM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.663     8.643    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.062     9.119    FM_stage_1/FM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -5.243    

Slack (VIOLATED) :        -5.228ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.102ns  (logic 10.598ns (70.176%)  route 4.504ns (29.824%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.173 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.173    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -5.228    

Slack (VIOLATED) :        -5.227ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 10.767ns (70.958%)  route 4.407ns (29.042%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.020    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X64Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.243 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    14.243    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y133        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)        0.062     9.016    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 -5.227    

Slack (VIOLATED) :        -5.225ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.171ns  (logic 10.764ns (70.952%)  route 4.407ns (29.048%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.609    -0.931    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X60Y113        FDRE                                         r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  FM_stage_1/FM_BP_sec_4/ii_reg[2]/Q
                         net (fo=15, routed)          0.862     0.408    FM_stage_1/FM_BP_sec_4/ii_reg[2]
    SLICE_X60Y113        LUT6 (Prop_lut6_I4_O)        0.295     0.703 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_25__2/O
                         net (fo=124, routed)         0.967     1.671    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X59Y109        MUXF7 (Prop_muxf7_S_O)       0.296     1.967 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2/O
                         net (fo=1, routed)           0.560     2.526    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_15__2_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.210     6.736 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.738    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.256 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.330     9.586    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X65Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.710 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000     9.710    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.260    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.374    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.488    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__2_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.602    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__2_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.716    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__2_n_0
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.830    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_2__2_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.944    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_2__2_n_0
    SLICE_X65Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.058    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_2__2_n_0
    SLICE_X65Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_2__2_n_0
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_2__2_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.400    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_2__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2/CO[3]
                         net (fo=1, routed)           0.009    11.523    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_2__2_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.637    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_2__2_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.751    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_2__2_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.865    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_2__2_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.979 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.979    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_2__2_n_0
    SLICE_X65Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.292 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_2__2/O[3]
                         net (fo=33, routed)          0.678    12.970    FM_stage_1/FM_BP_sec_4/y_sum2__5[100]
    SLICE_X64Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.678 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.678    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.792    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X64Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.906    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.240 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    14.240    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.488     8.467    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X64Y132        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.062     9.015    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                 -5.225    

Slack (VIOLATED) :        -5.212ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.582ns (70.144%)  route 4.504ns (29.856%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.934 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.934    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.157 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.157    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y149        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y149        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                 -5.212    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.083ns  (logic 10.579ns (70.138%)  route 4.504ns (29.862%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.611    -0.929    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X46Y134        FDRE                                         r  FM_stage_1/FM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  FM_stage_1/FM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.871     0.460    FM_stage_1/FM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X50Y132        LUT4 (Prop_lut4_I1_O)        0.124     0.584 r  FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1/O
                         net (fo=101, routed)         1.005     1.589    FM_stage_1/FM_BP_sec_3/y_sum2__1_i_52__1_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.713 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1/O
                         net (fo=1, routed)           0.000     1.713    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_43__1_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1/O
                         net (fo=1, routed)           0.859     2.789    FM_stage_1/FM_BP_sec_3/y_sum2__3_i_13__1_n_0
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     7.000 r  FM_stage_1/FM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.002    FM_stage_1/FM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.520 r  FM_stage_1/FM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.141     9.661    FM_stage_1/FM_BP_sec_3/p_2_in[34]
    SLICE_X55Y131        LUT2 (Prop_lut2_I0_O)        0.124     9.785 r  FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.785    FM_stage_1/FM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.335 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    FM_stage_1/FM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.449 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.449    FM_stage_1/FM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.563 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.563    FM_stage_1/FM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    FM_stage_1/FM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.791    FM_stage_1/FM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.905    FM_stage_1/FM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.239 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_2__1/O[1]
                         net (fo=2, routed)           0.626    11.865    FM_stage_1/FM_BP_sec_3/y_sum2__5[58]
    SLICE_X53Y136        LUT2 (Prop_lut2_I0_O)        0.303    12.168 r  FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1/O
                         net (fo=1, routed)           0.000    12.168    FM_stage_1/FM_BP_sec_3/y_sum[40]_i_4__1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.566 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.566    FM_stage_1/FM_BP_sec_3/y_sum_reg[40]_i_1__1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    FM_stage_1/FM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.794    FM_stage_1/FM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.908 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    FM_stage_1/FM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.022 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.022    FM_stage_1/FM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.136 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.136    FM_stage_1/FM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.250    FM_stage_1/FM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.364    FM_stage_1/FM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.478    FM_stage_1/FM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.592    FM_stage_1/FM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.706    FM_stage_1/FM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.820    FM_stage_1/FM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.154 r  FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.154    FM_stage_1/FM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.489     8.468    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X53Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.062     8.945    FM_stage_1/FM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][4]_srl1
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[0].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X60Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.395    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12]_srl1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X43Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[12]
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.828    -0.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X42Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.126    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.820    -0.853    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X56Y73         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X56Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.395    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.432%)  route 0.139ns (49.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y57         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=3, routed)           0.139    -0.318    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre0_0[16]
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.837    -0.836    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X46Y56         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X46Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.370    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[7].ff/Q
                         net (fo=1, routed)           0.132    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[7]
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y88         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X58Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.381    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X57Y90         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=1, routed)           0.132    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X58Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X58Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.380    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X61Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.116    -0.342    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X60Y60         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X60Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.395    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X53Y60         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=2, routed)           0.111    -0.350    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[4]
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X54Y61         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X54Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.403    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.553    -0.611    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X61Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.137    -0.333    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X60Y74         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X60Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.386    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -4.080ns,  Total Violation     -139.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.080ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.697ns  (logic 0.670ns (18.124%)  route 3.027ns (81.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.152   170.809 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.225   172.034    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774   167.954    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.954    
                         arrival time                        -172.034    
  -------------------------------------------------------------------
                         slack                                 -4.080    

Slack (VIOLATED) :        -3.967ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.791ns  (logic 0.779ns (20.546%)  route 3.012ns (79.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.658   170.473    xvga1/hcount[9]
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.301   170.774 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           1.355   172.129    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -172.129    
  -------------------------------------------------------------------
                         slack                                 -3.967    

Slack (VIOLATED) :        -3.941ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.766ns  (logic 0.642ns (17.049%)  route 3.124ns (82.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124   170.781 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.322   172.103    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -172.103    
  -------------------------------------------------------------------
                         slack                                 -3.941    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.559ns  (logic 0.580ns (16.295%)  route 2.979ns (83.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.652   170.440    xvga1/hcount_out[4]
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124   170.564 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.327   171.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.891    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.650%)  route 2.904ns (83.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.670   170.458    xvga1/hcount_out[4]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.124   170.582 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.234   171.816    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.816    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.407ns  (logic 0.580ns (17.022%)  route 2.827ns (82.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.747   170.535    xvga1/hcount_out[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I1_O)        0.124   170.659 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.080   171.739    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.739    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.548ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.031%)  route 2.731ns (80.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.652   170.507    xvga1/hcount_out[8]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124   170.631 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.080   171.710    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.710    
  -------------------------------------------------------------------
                         slack                                 -3.548    

Slack (VIOLATED) :        -3.535ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.033%)  route 2.731ns (80.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 168.324 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.633   168.324    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518   168.842 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.439   170.281    xvga1/hcount_out[6]
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.124   170.405 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.292   171.697    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.199   168.728    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.162    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.162    
                         arrival time                        -171.697    
  -------------------------------------------------------------------
                         slack                                 -3.535    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.979ns  (logic 1.929ns (48.485%)  route 2.050ns (51.515%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 168.571 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.001 r  adjust_frequency/center_frequency_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   171.001    adjust_frequency/center_frequency_out_reg[15]_i_3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   171.223 r  adjust_frequency/center_frequency_out_reg[17]_i_7/O[0]
                         net (fo=1, routed)           0.832   172.056    adjust_frequency/in5[16]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.325   172.381 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.381    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.591   168.571    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.966    
                         clock uncertainty           -0.199   168.767    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.118   168.885    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.885    
                         arrival time                        -172.381    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.427ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.864ns  (logic 1.837ns (47.543%)  route 2.027ns (52.457%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 168.568 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   171.126 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.810   171.936    adjust_frequency/in5[14]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.330   172.266 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000   172.266    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.588   168.568    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.395   168.963    
                         clock uncertainty           -0.199   168.764    
    SLICE_X5Y76          FDSE (Setup_fdse_C_D)        0.075   168.839    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                        168.839    
                         arrival time                        -172.266    
  -------------------------------------------------------------------
                         slack                                 -3.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.543%)  route 0.580ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.124    vsync_synchronize/vsync
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    vsync_synchronize/clk_out1
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X30Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.032    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.227ns (23.835%)  route 0.725ns (76.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=26, routed)          0.205    -0.264    xvga1/hcount_out[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.099    -0.165 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.521     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.814%)  route 0.803ns (81.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.326    -0.129    xvga1/hcount_out[5]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.084 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.477     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.301%)  route 0.820ns (79.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.284    -0.149    xvga1/hcount_out[6]
    SLICE_X42Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.537     0.432    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (17.999%)  route 0.847ns (82.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.315    -0.142    xvga1/hcount_out[0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.097 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.533     0.436    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.418%)  route 0.723ns (77.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.723     0.317    adjust_frequency/is_fast
    SLICE_X2Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.362 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.864    -0.809    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.199    -0.053    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     0.068    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.933%)  route 0.851ns (82.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.374    -0.081    xvga1/hcount_out[5]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.477     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.248%)  route 0.892ns (82.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.324    -0.131    xvga1/hcount_out[5]
    SLICE_X43Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.568     0.482    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.199    -0.037    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.497ns (52.132%)  route 0.456ns (47.868%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.060 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009     0.069    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.134 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.142     0.275    adjust_frequency/in5[10]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.108     0.383 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.383    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.859    -0.814    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.199    -0.058    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.091     0.033    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.381ns (37.929%)  route 0.623ns (62.071%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.008 r  adjust_frequency/center_frequency_out_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.318     0.325    adjust_frequency/in5[7]
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.109     0.434 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.434    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.861    -0.812    adjust_frequency/clk_out1
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.199    -0.056    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.131     0.075    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -4.078ns,  Total Violation     -139.411ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.078ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.697ns  (logic 0.670ns (18.124%)  route 3.027ns (81.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.152   170.809 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.225   172.034    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774   167.955    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.955    
                         arrival time                        -172.034    
  -------------------------------------------------------------------
                         slack                                 -4.078    

Slack (VIOLATED) :        -3.965ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.791ns  (logic 0.779ns (20.546%)  route 3.012ns (79.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.658   170.473    xvga1/hcount[9]
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.301   170.774 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           1.355   172.129    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.129    
  -------------------------------------------------------------------
                         slack                                 -3.965    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.766ns  (logic 0.642ns (17.049%)  route 3.124ns (82.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.802   170.657    xvga1/hcount_out[8]
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124   170.781 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.322   172.103    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.103    
  -------------------------------------------------------------------
                         slack                                 -3.939    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.559ns  (logic 0.580ns (16.295%)  route 2.979ns (83.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.652   170.440    xvga1/hcount_out[4]
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124   170.564 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.327   171.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.891    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.652ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.650%)  route 2.904ns (83.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.670   170.458    xvga1/hcount_out[4]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.124   170.582 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.234   171.816    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.816    
  -------------------------------------------------------------------
                         slack                                 -3.652    

Slack (VIOLATED) :        -3.576ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.407ns  (logic 0.580ns (17.022%)  route 2.827ns (82.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 168.332 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.641   168.332    xvga1/clk_out2
    SLICE_X13Y85         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456   168.788 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.747   170.535    xvga1/hcount_out[4]
    SLICE_X43Y89         LUT6 (Prop_lut6_I1_O)        0.124   170.659 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.080   171.739    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.739    
  -------------------------------------------------------------------
                         slack                                 -3.576    

Slack (VIOLATED) :        -3.547ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.031%)  route 2.731ns (80.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X14Y94         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          1.652   170.507    xvga1/hcount_out[8]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124   170.631 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.080   171.710    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.710    
  -------------------------------------------------------------------
                         slack                                 -3.547    

Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.373ns  (logic 0.642ns (19.033%)  route 2.731ns (80.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 168.532 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 168.324 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.633   168.324    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518   168.842 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.439   170.281    xvga1/hcount_out[6]
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.124   170.405 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.292   171.697    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.553   168.532    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.927    
                         clock uncertainty           -0.198   168.729    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.697    
  -------------------------------------------------------------------
                         slack                                 -3.534    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.979ns  (logic 1.929ns (48.485%)  route 2.050ns (51.515%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 168.571 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.001 r  adjust_frequency/center_frequency_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   171.001    adjust_frequency/center_frequency_out_reg[15]_i_3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   171.223 r  adjust_frequency/center_frequency_out_reg[17]_i_7/O[0]
                         net (fo=1, routed)           0.832   172.056    adjust_frequency/in5[16]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.325   172.381 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.381    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.591   168.571    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.966    
                         clock uncertainty           -0.198   168.768    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.118   168.886    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.886    
                         arrival time                        -172.381    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.426ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.864ns  (logic 1.837ns (47.543%)  route 2.027ns (52.457%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 168.568 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 168.402 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.711   168.402    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518   168.920 r  is_fast_reg/Q
                         net (fo=13, routed)          1.208   170.128    adjust_frequency/is_fast
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124   170.252 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.252    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.650 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.650    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.764 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009   170.773    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.887 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.887    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   171.126 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.810   171.936    adjust_frequency/in5[14]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.330   172.266 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000   172.266    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.588   168.568    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.395   168.963    
                         clock uncertainty           -0.198   168.765    
    SLICE_X5Y76          FDSE (Setup_fdse_C_D)        0.075   168.840    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                        168.840    
                         arrival time                        -172.266    
  -------------------------------------------------------------------
                         slack                                 -3.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.543%)  route 0.580ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.124    vsync_synchronize/vsync
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.832    -0.841    vsync_synchronize/clk_out1
    SLICE_X30Y80         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.086    
    SLICE_X30Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.031    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.227ns (23.835%)  route 0.725ns (76.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=26, routed)          0.205    -0.264    xvga1/hcount_out[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.099    -0.165 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.521     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.814%)  route 0.803ns (81.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.326    -0.129    xvga1/hcount_out[5]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.084 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.477     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.301%)  route 0.820ns (79.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X42Y90         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.284    -0.149    xvga1/hcount_out[6]
    SLICE_X42Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.537     0.432    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (17.999%)  route 0.847ns (82.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X41Y91         FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.315    -0.142    xvga1/hcount_out[0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.097 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.533     0.436    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.418%)  route 0.723ns (77.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.723     0.317    adjust_frequency/is_fast
    SLICE_X2Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.362 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.864    -0.809    adjust_frequency/clk_out1
    SLICE_X2Y77          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.198    -0.054    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     0.067    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.933%)  route 0.851ns (82.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.374    -0.081    xvga1/hcount_out[5]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.477     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.248%)  route 0.892ns (82.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.568    -0.596    xvga1/clk_out2
    SLICE_X41Y94         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          0.324    -0.131    xvga1/hcount_out[5]
    SLICE_X43Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.568     0.482    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.880    -0.793    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.198    -0.038    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.145    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.497ns (52.132%)  route 0.456ns (47.868%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.060 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009     0.069    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.134 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.142     0.275    adjust_frequency/in5[10]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.108     0.383 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.383    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.859    -0.814    adjust_frequency/clk_out1
    SLICE_X5Y76          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.198    -0.059    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.091     0.032    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.381ns (37.929%)  route 0.623ns (62.071%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  is_fast_reg/Q
                         net (fo=13, routed)          0.306    -0.100    adjust_frequency/is_fast
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.055 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.055    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.008 r  adjust_frequency/center_frequency_out_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.318     0.325    adjust_frequency/in5[7]
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.109     0.434 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.434    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.861    -0.812    adjust_frequency/clk_out1
    SLICE_X2Y75          FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.198    -0.057    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.131     0.074    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          461  Failing Endpoints,  Worst Slack       -8.297ns,  Total Violation    -3322.892ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.261ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.405ns  (logic 3.304ns (39.308%)  route 5.101ns (60.692%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 29.259 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.507    36.882    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I2_O)        0.124    37.006 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.506    37.513    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.511    29.259    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.198    29.456    
    SLICE_X11Y106        FDRE (Setup_fdre_C_CE)      -0.205    29.251    my_buffer/frame2_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.251    
                         arrival time                         -37.513    
  -------------------------------------------------------------------
                         slack                                 -8.261    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_12_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.543%)  route 0.318ns (43.457%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    xvga1/clkb
    SLICE_X46Y91         FDRE                                         r  xvga1/pixel[0]_i_12_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/pixel[0]_i_12_psbram/Q
                         net (fo=2, routed)           0.318    -0.117    xvga1/doutb[0]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.042    -0.075 r  xvga1/pixel[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.075    xvga1/pixel[0]_i_8_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.057 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.057    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.133 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.133    fft_histogram/D[0]
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    fft_histogram/clk_out2
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.198    -0.081    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.091     0.010    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.356%)  route 0.587ns (80.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.587     0.162    encoder3_sw_db
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.198    -0.053    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.060     0.007    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.625%)  route 0.576ns (73.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.576     0.152    my_trigger/sample_offset[2]
    SLICE_X11Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.197 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[2]_1
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.198    -0.071    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092     0.021    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.254ns (30.686%)  route 0.574ns (69.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.241    -0.190    condition_AM_for_DAC/sample_offset[7]
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  condition_AM_for_DAC/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.333     0.189    my_trigger/signal_to_display[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/past_signal_reg[11]_1
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.078    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.121     0.043    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.656%)  route 0.673ns (78.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X11Y99         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.673     0.226    my_trigger/sample_offset[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.271 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.271    my_buffer/past_signal_reg[1]_1
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.078    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     0.043    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.173%)  route 0.656ns (75.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.656     0.231    my_buffer/sample_offset[0]
    SLICE_X8Y107         LUT5 (Prop_lut5_I1_O)        0.045     0.276 r  my_buffer/data_to_frame1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.276    my_buffer/data_to_frame10_in[0]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.041    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.728%)  route 0.672ns (76.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.672     0.248    my_trigger/sample_offset[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    my_buffer/past_signal_reg[0]_1
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.198    -0.071    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.121     0.050    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.591%)  route 0.717ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.717     0.292    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.045     0.337 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.337    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.198    -0.053    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     0.067    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.258ns (27.915%)  route 0.666ns (72.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.375     0.281    my_buffer/signal_to_display[5]
    SLICE_X8Y105         LUT4 (Prop_lut4_I0_O)        0.049     0.330 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.330    my_buffer/data_to_frame20_in[9]
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.131     0.052    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.252ns (26.688%)  route 0.692ns (73.312%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.401     0.307    my_buffer/signal_to_display[5]
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.043     0.350 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.350    my_buffer/data_to_frame10_in[9]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.131     0.051    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack       -1.578ns,  Total Violation       -8.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.578ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 8.281ns (49.332%)  route 8.505ns (50.668%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.355    15.219 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.423    15.641    xvga1/rgb[1]_i_2_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.327    15.968 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    15.968    xvga1_n_58
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.032    14.390    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                 -1.578    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 8.049ns (48.504%)  route 8.545ns (51.496%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.463    15.653    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    15.777    xvga1_n_55
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.032    14.391    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.381ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.589ns  (logic 8.049ns (48.519%)  route 8.540ns (51.481%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.458    15.648    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.772 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    15.772    xvga1_n_56
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.390    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.772    
  -------------------------------------------------------------------
                         slack                                 -1.381    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.568ns  (logic 8.049ns (48.581%)  route 8.519ns (51.419%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.437    15.626    xvga1/rgb[11]_i_3_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.750 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    15.750    xvga1_n_54
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X44Y92         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.031    14.389    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -15.750    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 8.049ns (48.910%)  route 8.408ns (51.090%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.458    14.864    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.326    15.190 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.325    15.515    xvga1/rgb[11]_i_3_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.124    15.639 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    15.639    xvga1_n_57
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.515    13.879    clk_65mhz
    SLICE_X45Y93         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.439    
                         clock uncertainty           -0.079    14.359    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    14.390    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 8.049ns (49.363%)  route 8.257ns (50.637%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.722    -0.818    my_trigger/clk_out2
    SLICE_X6Y89          FDRE                                         r  my_trigger/height_out_audio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  my_trigger/height_out_audio_reg[0]/Q
                         net (fo=27, routed)          1.433     1.133    my_trigger/height_out_audio_reg[0]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.257 r  my_trigger/height_out_audio[0]_i_2/O
                         net (fo=44, routed)          0.691     1.948    my_trigger/height_out_audio_reg[0]_1[0]
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.528 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.642 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.642    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          1.046     4.001    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     8.024 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           1.011     9.035    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.159 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.612     9.771    plot/rgb[11]_i_38_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.366 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.366    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.483    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.722 f  plot/rgb_reg[11]_i_25/O[2]
                         net (fo=1, routed)           0.804    11.526    plot/pixel_out_triggerline3[11]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.301    11.827 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.827    xvga1/rgb[11]_i_4_0[0]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.228 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.028    13.256    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.150    13.406 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.199    14.605    xvga1/plot/pixel_out_triggerline0
    SLICE_X43Y92         LUT2 (Prop_lut2_I0_O)        0.326    14.931 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    15.364    xvga1/rgb[0]_i_2_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    15.488 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    15.488    xvga1_n_59
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.514    13.878    clk_65mhz
    SLICE_X43Y92         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.029    14.387    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.449ns  (logic 7.385ns (54.910%)  route 6.064ns (45.090%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.631    -0.909    my_buffer/clk_out2
    SLICE_X14Y100        FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.561     1.170    plot/signal_in[4]
    SLICE_X13Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.294 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.294    plot/scaled_signal_height1_i_20_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.826 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.826    plot/scaled_signal_height1_i_15_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.940 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.940    plot/scaled_signal_height1_i_14_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.162 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.781     2.943    plot/A_0[22]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      4.016     6.959 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.034     7.993    plot/scaled_signal_height1_n_94
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     8.698    plot/p_0_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.278 r  plot/pixel_out_function_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.278    plot/pixel_out_function_reg[0]_i_23_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  plot/pixel_out_function_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.392    plot/pixel_out_function_reg[0]_i_22_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.631 f  plot/pixel_out_function_reg[0]_i_21/O[2]
                         net (fo=1, routed)           0.834    10.464    plot/pixel_out_function2[11]
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.302    10.766 r  plot/pixel_out_function[0]_i_7/O
                         net (fo=1, routed)           0.000    10.766    plot/pixel_out_function[0]_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.142 r  plot/pixel_out_function_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           1.274    12.416    xvga1/CO[0]
    SLICE_X14Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.540 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.540    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.518    13.882    plot/clk_out2
    SLICE_X14Y84         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.363    
                         clock uncertainty           -0.079    14.283    
    SLICE_X14Y84         FDRE (Setup_fdre_C_D)        0.077    14.360    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 1.947ns (17.689%)  route 9.060ns (82.311%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    clk_65mhz
    SLICE_X1Y95          FDRE                                         r  is_audio_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  is_audio_reg_rep__4/Q
                         net (fo=109, routed)         2.067     1.708    my_trigger/past_signal_reg[4]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.832 r  my_trigger/FSM_sequential_state[1]_i_20/O
                         net (fo=21, routed)          2.413     4.245    my_trigger/trigger_adjust[7]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.369 r  my_trigger/FSM_sequential_state[3]_i_282/O
                         net (fo=1, routed)           0.606     4.975    my_trigger/FSM_sequential_state[3]_i_282_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.360 r  my_trigger/FSM_sequential_state_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     5.360    my_trigger/FSM_sequential_state_reg[3]_i_212_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.517 r  my_trigger/FSM_sequential_state_reg[3]_i_125/CO[1]
                         net (fo=1, routed)           1.164     6.681    my_buffer/FSM_sequential_state[3]_i_15_1[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.329     7.010 f  my_buffer/FSM_sequential_state[3]_i_46/O
                         net (fo=1, routed)           1.293     8.302    AD9220/write_frame2_i_3
    SLICE_X9Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.426 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.435     8.861    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.985 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550     9.535    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    10.192    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    13.872    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.480    14.352    
                         clock uncertainty           -0.079    14.273    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.104    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[4]/Q
                         net (fo=5, routed)           0.231    -0.224    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.079    -0.457    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.274    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.078    -0.348    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    fft_histogram/clk_out2
    SLICE_X4Y83          FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.070    -0.417    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.966%)  route 0.251ns (64.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X9Y105         FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[1]/Q
                         net (fo=8, routed)           0.251    -0.203    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.079    -0.457    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.274    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_buffer/frame2_addr_reg[5]/Q
                         net (fo=4, routed)           0.280    -0.174    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.253    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.889%)  route 0.115ns (38.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.599    -0.565    my_buffer/clk_out2
    SLICE_X1Y100         FDRE                                         r  my_buffer/past_signal10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  my_buffer/past_signal10_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.310    my_buffer/past_signal10_reg[7]_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  my_buffer/past_signal11[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    my_buffer/past_signal11[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.872    -0.801    my_buffer/clk_out2
    SLICE_X2Y100         FDRE                                         r  my_buffer/past_signal11_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.079    -0.470    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121    -0.349    my_buffer/past_signal11_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.882%)  route 0.125ns (40.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.301    my_buffer/past_signal6_reg[5]_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X6Y100         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.079    -0.471    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.350    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.228%)  route 0.277ns (62.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.569    -0.595    my_buffer/clk_out2
    SLICE_X10Y106        FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.277    -0.155    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.882    -0.791    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.079    -0.436    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.253    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X40Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.097    -0.359    xvga1/vblank
    SLICE_X41Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.314    xvga1/blank_out_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    xvga1/clk_out2
    SLICE_X41Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.079    -0.505    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.091    -0.414    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.415%)  route 0.144ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.567    -0.597    xvga1/clk_out2
    SLICE_X31Y84         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.144    -0.312    vsync
    SLICE_X28Y84         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.836    -0.837    clk_65mhz
    SLICE_X28Y84         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.079    -0.483    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.070    -0.413    vs_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 past_fast_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.594    -0.570    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  past_fast_value_reg/Q
                         net (fo=1, routed)           0.059    -0.363    encoder3_sw_debounce/past_fast_value
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.098    -0.265 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000    -0.265    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.079    -0.491    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.371    is_fast_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          461  Failing Endpoints,  Worst Slack       -8.297ns,  Total Violation    -3322.892ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.297ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.475ns  (logic 3.304ns (38.987%)  route 5.171ns (61.013%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 29.256 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.550    36.925    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    37.049 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.533    37.582    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.508    29.256    my_buffer/clk_out2
    SLICE_X8Y106         FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.652    
                         clock uncertainty           -0.198    29.453    
    SLICE_X8Y106         FDRE (Setup_fdre_C_CE)      -0.169    29.284    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -37.582    
  -------------------------------------------------------------------
                         slack                                 -8.297    

Slack (VIOLATED) :        -8.261ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.405ns  (logic 3.304ns (39.308%)  route 5.101ns (60.692%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 29.259 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.507    36.882    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I2_O)        0.124    37.006 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.506    37.513    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.511    29.259    my_buffer/clk_out2
    SLICE_X11Y106        FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
                         clock pessimism              0.395    29.655    
                         clock uncertainty           -0.198    29.456    
    SLICE_X11Y106        FDRE (Setup_fdre_C_CE)      -0.205    29.251    my_buffer/frame2_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.251    
                         arrival time                         -37.513    
  -------------------------------------------------------------------
                         slack                                 -8.261    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    

Slack (VIOLATED) :        -8.251ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/ds_audio_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.304ns (39.206%)  route 5.123ns (60.794%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.255 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       1.647    29.107    condition_AM_for_DAC/clk
    SLICE_X12Y97         FDRE                                         r  condition_AM_for_DAC/ds_audio_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  condition_AM_for_DAC/ds_audio_offset_reg[5]/Q
                         net (fo=34, routed)          0.583    30.209    condition_AM_for_DAC/ds_audio_offset_reg_n_0_[5]
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    30.333 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48/O
                         net (fo=1, routed)           0.000    30.333    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_48_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.883 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.883    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_24_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.997 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    30.997    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_23_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.111 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.111    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_19_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.424 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_21/O[3]
                         net (fo=3, routed)           0.681    32.106    condition_AM_for_DAC/ds_audio[19]
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.306    32.412 r  condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17/O
                         net (fo=5, routed)           0.859    33.270    condition_AM_for_DAC/aud_pwm_OBUFT_inst_i_17_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.124    33.394 r  condition_AM_for_DAC/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.335    33.730    my_trigger/signal_to_display[1]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    33.854 r  my_trigger/FSM_sequential_state[3]_i_58/O
                         net (fo=1, routed)           0.729    34.582    my_trigger/FSM_sequential_state[3]_i_58_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.986 r  my_trigger/FSM_sequential_state_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.986    my_trigger/FSM_sequential_state_reg[3]_i_25_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.143 r  my_trigger/FSM_sequential_state_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           0.900    36.043    AD9220/FSM_sequential_state_reg[0]_rep__0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.332    36.375 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.501    36.876    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I1_O)        0.124    37.000 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.534    37.535    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.507    29.255    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.395    29.651    
                         clock uncertainty           -0.198    29.452    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    29.283    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -37.535    
  -------------------------------------------------------------------
                         slack                                 -8.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_12_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.543%)  route 0.318ns (43.457%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.565    -0.599    xvga1/clkb
    SLICE_X46Y91         FDRE                                         r  xvga1/pixel[0]_i_12_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/pixel[0]_i_12_psbram/Q
                         net (fo=2, routed)           0.318    -0.117    xvga1/doutb[0]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.042    -0.075 r  xvga1/pixel[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.075    xvga1/pixel[0]_i_8_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.057 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.057    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.133 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.133    fft_histogram/D[0]
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    fft_histogram/clk_out2
    SLICE_X45Y92         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.198    -0.081    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.091     0.010    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.356%)  route 0.587ns (80.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.587     0.162    encoder3_sw_db
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.198    -0.053    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.060     0.007    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.625%)  route 0.576ns (73.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.576     0.152    my_trigger/sample_offset[2]
    SLICE_X11Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.197 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.197    my_buffer/past_signal_reg[2]_1
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X11Y98         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.198    -0.071    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092     0.021    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.254ns (30.686%)  route 0.574ns (69.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.241    -0.190    condition_AM_for_DAC/sample_offset[7]
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  condition_AM_for_DAC/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.333     0.189    my_trigger/signal_to_display[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.234 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/past_signal_reg[11]_1
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X14Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.078    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.121     0.043    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.656%)  route 0.673ns (78.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X11Y99         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.673     0.226    my_trigger/sample_offset[1]
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.271 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.271    my_buffer/past_signal_reg[1]_1
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X8Y102         FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.078    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     0.043    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.173%)  route 0.656ns (75.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.656     0.231    my_buffer/sample_offset[0]
    SLICE_X8Y107         LUT5 (Prop_lut5_I1_O)        0.045     0.276 r  my_buffer/data_to_frame1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.276    my_buffer/data_to_frame10_in[0]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.041    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.728%)  route 0.672ns (76.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.576    -0.588    AD9220/clk_out1
    SLICE_X10Y97         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.672     0.248    my_trigger/sample_offset[0]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    my_buffer/past_signal_reg[0]_1
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.847    -0.826    my_buffer/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.198    -0.071    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.121     0.050    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.591%)  route 0.717ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X1Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.717     0.292    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.045     0.337 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.337    encoder3_sw_debounce_n_0
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.865    -0.808    clk_65mhz
    SLICE_X2Y78          FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.198    -0.053    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     0.067    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.258ns (27.915%)  route 0.666ns (72.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.375     0.281    my_buffer/signal_to_display[5]
    SLICE_X8Y105         LUT4 (Prop_lut4_I0_O)        0.049     0.330 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.330    my_buffer/data_to_frame20_in[9]
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X8Y105         FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.131     0.052    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.252ns (26.688%)  route 0.692ns (73.312%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=14508, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X12Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=4, routed)           0.291    -0.139    condition_AM_for_DAC/sample_offset[5]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  condition_AM_for_DAC/past_signal[9]_i_2/O
                         net (fo=7, routed)           0.401     0.307    my_buffer/signal_to_display[5]
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.043     0.350 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.350    my_buffer/data_to_frame10_in[9]
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.839    -0.834    my_buffer/clk_out2
    SLICE_X8Y107         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.131     0.051    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.299    





