# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mo6-digitaal-selfdriving-car.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_scherm_breedte_0/sim/design_1_scherm_breedte_0.v" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_scherm_breedte_1/sim/design_1_scherm_breedte_1.v" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_scherm_breedte_2/sim/design_1_scherm_breedte_2.v" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_scherm_breedte_3/sim/design_1_scherm_breedte_3.v" \
"../../../../mo6-digitaal-selfdriving-car.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
