{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 08:27:28 2019 " "Info: Processing started: Sat Dec 21 08:27:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_IO.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM_IO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_IO " "Info: Found entity 1: RAM_IO" {  } { { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IREG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IREG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IReg-behav " "Info: Found design unit 1: IReg-behav" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IReg " "Info: Found entity 1: IReg" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ymq/YMQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ymq/YMQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ymq-behav " "Info: Found design unit 1: ymq-behav" {  } { { "../ymq/YMQ.vhd" "" { Text "D:/quartas_workspace/CPU/ymq/YMQ.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ymq " "Info: Found entity 1: ymq" {  } { { "../ymq/YMQ.vhd" "" { Text "D:/quartas_workspace/CPU/ymq/YMQ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behav " "Info: Found design unit 1: ALU-Behav" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "General_REG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file General_REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 General_REG-behav " "Info: Found design unit 1: General_REG-behav" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 General_REG " "Info: Found entity 1: General_REG" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behav " "Info: Found design unit 1: ProgramCounter-behav" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Info: Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behav " "Info: Found design unit 1: Shifter-behav" {  } { { "Shifter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Shifter.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Shifter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-behav " "Info: Found design unit 1: SM-behav" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDecoder-RTL " "Info: Found design unit 1: IDecoder-RTL" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IDecoder " "Info: Found entity 1: IDecoder" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLogic-behav " "Info: Found design unit 1: CLogic-behav" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLogic " "Info: Found entity 1: CLogic" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_3_1-behav " "Info: Found design unit 1: mux8_3_1-behav" {  } { { "mux8_3_1.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/mux8_3_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux8_3_1 " "Info: Found entity 1: mux8_3_1" {  } { { "mux8_3_1.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/mux8_3_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Zreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Zreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zreg-behav " "Info: Found design unit 1: Zreg-behav" {  } { { "Zreg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Zreg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Zreg " "Info: Found entity 1: Zreg" {  } { { "Zreg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Zreg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Creg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Creg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Creg-behav " "Info: Found design unit 1: Creg-behav" {  } { { "Creg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Creg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Creg " "Info: Found entity 1: Creg" {  } { { "Creg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Creg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myCPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file myCPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myCPU " "Info: Found entity 1: myCPU" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "myCPU " "Info: Elaborating entity \"myCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TRI inst18 " "Warning: Block or symbol \"TRI\" of instance \"inst18\" overlaps another block or symbol" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 648 848 896 680 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General_REG General_REG:inst8 " "Info: Elaborating entity \"General_REG\" for hierarchy \"General_REG:inst8\"" {  } { { "myCPU.bdf" "inst8" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 456 520 672 584 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA General_REG.vhd(28) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(28): signal \"regA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regB General_REG.vhd(30) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(30): signal \"regB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regC General_REG.vhd(32) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(32): signal \"regC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA General_REG.vhd(36) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(36): signal \"regA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regB General_REG.vhd(38) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(38): signal \"regB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regC General_REG.vhd(40) " "Warning (10492): VHDL Process Statement warning at General_REG.vhd(40): signal \"regC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oA General_REG.vhd(24) " "Warning (10631): VHDL Process Statement warning at General_REG.vhd(24): inferring latch(es) for signal or variable \"oA\", which holds its previous value in one or more paths through the process" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oB General_REG.vhd(24) " "Warning (10631): VHDL Process Statement warning at General_REG.vhd(24): inferring latch(es) for signal or variable \"oB\", which holds its previous value in one or more paths through the process" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[0\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[0\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[1\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[1\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[2\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[2\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[3\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[3\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[4\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[4\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[5\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[5\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[6\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[6\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oB\[7\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oB\[7\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[0\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[0\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[1\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[1\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[2\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[2\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[3\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[3\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[4\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[4\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[5\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[5\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[6\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[6\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oA\[7\] General_REG.vhd(24) " "Info (10041): Inferred latch for \"oA\[7\]\" at General_REG.vhd(24)" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLogic CLogic:inst16 " "Info: Elaborating entity \"CLogic\" for hierarchy \"CLogic:inst16\"" {  } { { "myCPU.bdf" "inst16" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 192 1200 1352 544 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst12 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst12\"" {  } { { "myCPU.bdf" "inst12" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 288 824 920 384 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDecoder IDecoder:inst15 " "Info: Elaborating entity \"IDecoder\" for hierarchy \"IDecoder:inst15\"" {  } { { "myCPU.bdf" "inst15" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 208 1024 1160 496 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IReg IReg:inst7 " "Info: Elaborating entity \"IReg\" for hierarchy \"IReg:inst7\"" {  } { { "myCPU.bdf" "inst7" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 136 832 976 264 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_IO RAM_IO:inst2 " "Info: Elaborating entity \"RAM_IO\" for hierarchy \"RAM_IO:inst2\"" {  } { { "myCPU.bdf" "inst2" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 176 240 392 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "RAM_IO.bdf" "inst" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"RAM_IO:inst2\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./test1.mif " "Info: Parameter \"LPM_FILE\" = \"./test1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/program files/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 176 240 392 304 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/program files/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block RAM_IO:inst2\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"RAM_IO:inst2\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/program files/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "RAM_IO.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/RAM_IO.bdf" { { -32 168 296 96 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l91 " "Info: Found entity 1: altsyncram_4l91" {  } { { "db/altsyncram_4l91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_4l91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4l91 RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated " "Info: Elaborating entity \"altsyncram_4l91\" for hierarchy \"RAM_IO:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4l91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_3_1 mux8_3_1:inst1 " "Info: Elaborating entity \"mux8_3_1\" for hierarchy \"mux8_3_1:inst1\"" {  } { { "myCPU.bdf" "inst1" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 304 240 384 432 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst " "Info: Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst\"" {  } { { "myCPU.bdf" "inst" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 440 224 392 568 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst3 " "Info: Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst3\"" {  } { { "myCPU.bdf" "inst3" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 144 544 664 272 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Shifter.vhd(22) " "Warning (10492): VHDL Process Statement warning at Shifter.vhd(22): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shifter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Shifter.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst9 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst9\"" {  } { { "myCPU.bdf" "inst9" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 280 528 688 408 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "flag ALU.vhd(18) " "Warning (10540): VHDL Signal Declaration warning at ALU.vhd(18): used explicit default value for signal \"flag\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(35) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] ALU.vhd(20) " "Info (10041): Inferred latch for \"tmp\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zreg Zreg:inst6 " "Info: Elaborating entity \"Zreg\" for hierarchy \"Zreg:inst6\"" {  } { { "myCPU.bdf" "inst6" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 384 880 992 480 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Creg Creg:inst4 " "Info: Elaborating entity \"Creg\" for hierarchy \"Creg:inst4\"" {  } { { "myCPU.bdf" "inst4" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 480 880 992 608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[7\]\" " "Warning: Converted tri-state node \"Bus\[7\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[6\]\" " "Warning: Converted tri-state node \"Bus\[6\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[5\]\" " "Warning: Converted tri-state node \"Bus\[5\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[4\]\" " "Warning: Converted tri-state node \"Bus\[4\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[3\]\" " "Warning: Converted tri-state node \"Bus\[3\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[2\]\" " "Warning: Converted tri-state node \"Bus\[2\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[1\]\" " "Warning: Converted tri-state node \"Bus\[1\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Bus\[0\]\" " "Warning: Converted tri-state node \"Bus\[0\]\" into a selector" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[0\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[0\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[1\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[1\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[2\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[2\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[3\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[3\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[4\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[4\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[5\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[5\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[6\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[6\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Result\[7\] " "Warning: Converted tri-state buffer \"ALU:inst9\|Result\[7\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Cf " "Warning: Converted tri-state buffer \"ALU:inst9\|Cf\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst9\|Zf " "Warning: Converted tri-state buffer \"ALU:inst9\|Zf\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst9\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst9\|Add0\"" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst9\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst9\|lpm_add_sub:Add0\"" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst9\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst9\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Info: Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[7\] " "Warning: Latch General_REG:inst8\|oB\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[6\] " "Warning: Latch General_REG:inst8\|oB\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[5\] " "Warning: Latch General_REG:inst8\|oB\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[4\] " "Warning: Latch General_REG:inst8\|oB\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[3\] " "Warning: Latch General_REG:inst8\|oB\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[2\] " "Warning: Latch General_REG:inst8\|oB\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[1\] " "Warning: Latch General_REG:inst8\|oB\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oB\[0\] " "Warning: Latch General_REG:inst8\|oB\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[3\] " "Warning: Latch General_REG:inst8\|oA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[4\] " "Warning: Latch General_REG:inst8\|oA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[5\] " "Warning: Latch General_REG:inst8\|oA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[2\] " "Warning: Latch General_REG:inst8\|oA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[1\] " "Warning: Latch General_REG:inst8\|oA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[6\] " "Warning: Latch General_REG:inst8\|oA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[7\] " "Warning: Latch General_REG:inst8\|oA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "General_REG:inst8\|oA\[0\] " "Warning: Latch General_REG:inst8\|oA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IReg:inst7\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Info: Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Info: Implemented 236 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 08:27:32 2019 " "Info: Processing ended: Sat Dec 21 08:27:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
