|skeleton_ta
clock => clock.IN2
reset => reset.IN2
address_imem[0] <= address_imem[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= address_imem[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= address_imem[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= address_imem[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= address_imem[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= address_imem[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= address_imem[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= address_imem[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= address_imem[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= address_imem[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= address_imem[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= address_imem[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] <= q_imem[0].DB_MAX_OUTPUT_PORT_TYPE
q_imem[1] <= q_imem[1].DB_MAX_OUTPUT_PORT_TYPE
q_imem[2] <= q_imem[2].DB_MAX_OUTPUT_PORT_TYPE
q_imem[3] <= q_imem[3].DB_MAX_OUTPUT_PORT_TYPE
q_imem[4] <= q_imem[4].DB_MAX_OUTPUT_PORT_TYPE
q_imem[5] <= q_imem[5].DB_MAX_OUTPUT_PORT_TYPE
q_imem[6] <= q_imem[6].DB_MAX_OUTPUT_PORT_TYPE
q_imem[7] <= q_imem[7].DB_MAX_OUTPUT_PORT_TYPE
q_imem[8] <= q_imem[8].DB_MAX_OUTPUT_PORT_TYPE
q_imem[9] <= q_imem[9].DB_MAX_OUTPUT_PORT_TYPE
q_imem[10] <= q_imem[10].DB_MAX_OUTPUT_PORT_TYPE
q_imem[11] <= q_imem[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[12] <= q_imem[12].DB_MAX_OUTPUT_PORT_TYPE
q_imem[13] <= q_imem[13].DB_MAX_OUTPUT_PORT_TYPE
q_imem[14] <= q_imem[14].DB_MAX_OUTPUT_PORT_TYPE
q_imem[15] <= q_imem[15].DB_MAX_OUTPUT_PORT_TYPE
q_imem[16] <= q_imem[16].DB_MAX_OUTPUT_PORT_TYPE
q_imem[17] <= q_imem[17].DB_MAX_OUTPUT_PORT_TYPE
q_imem[18] <= q_imem[18].DB_MAX_OUTPUT_PORT_TYPE
q_imem[19] <= q_imem[19].DB_MAX_OUTPUT_PORT_TYPE
q_imem[20] <= q_imem[20].DB_MAX_OUTPUT_PORT_TYPE
q_imem[21] <= q_imem[21].DB_MAX_OUTPUT_PORT_TYPE
q_imem[22] <= q_imem[22].DB_MAX_OUTPUT_PORT_TYPE
q_imem[23] <= q_imem[23].DB_MAX_OUTPUT_PORT_TYPE
q_imem[24] <= q_imem[24].DB_MAX_OUTPUT_PORT_TYPE
q_imem[25] <= q_imem[25].DB_MAX_OUTPUT_PORT_TYPE
q_imem[26] <= q_imem[26].DB_MAX_OUTPUT_PORT_TYPE
q_imem[27] <= q_imem[27].DB_MAX_OUTPUT_PORT_TYPE
q_imem[28] <= q_imem[28].DB_MAX_OUTPUT_PORT_TYPE
q_imem[29] <= q_imem[29].DB_MAX_OUTPUT_PORT_TYPE
q_imem[30] <= q_imem[30].DB_MAX_OUTPUT_PORT_TYPE
q_imem[31] <= q_imem[31].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[0] <= address_dmem[0].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] <= address_dmem[1].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] <= address_dmem[2].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] <= address_dmem[3].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] <= address_dmem[4].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] <= address_dmem[5].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] <= address_dmem[6].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] <= address_dmem[7].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] <= address_dmem[8].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] <= address_dmem[9].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] <= address_dmem[10].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] <= address_dmem[11].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[0] <= d_dmem[0].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[1] <= d_dmem[1].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[2] <= d_dmem[2].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[3] <= d_dmem[3].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[4] <= d_dmem[4].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[5] <= d_dmem[5].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[6] <= d_dmem[6].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[7] <= d_dmem[7].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[8] <= d_dmem[8].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[9] <= d_dmem[9].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[10] <= d_dmem[10].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[11] <= d_dmem[11].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[12] <= d_dmem[12].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[13] <= d_dmem[13].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[14] <= d_dmem[14].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[15] <= d_dmem[15].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[16] <= d_dmem[16].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[17] <= d_dmem[17].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[18] <= d_dmem[18].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[19] <= d_dmem[19].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[20] <= d_dmem[20].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[21] <= d_dmem[21].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[22] <= d_dmem[22].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[23] <= d_dmem[23].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[24] <= d_dmem[24].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[25] <= d_dmem[25].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[26] <= d_dmem[26].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[27] <= d_dmem[27].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[28] <= d_dmem[28].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[29] <= d_dmem[29].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[30] <= d_dmem[30].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[31] <= d_dmem[31].DB_MAX_OUTPUT_PORT_TYPE
wren_dmem <= wren_dmem.DB_MAX_OUTPUT_PORT_TYPE
q_dmem[0] <= q_dmem[0].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[1] <= q_dmem[1].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[2] <= q_dmem[2].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[3] <= q_dmem[3].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[4] <= q_dmem[4].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[5] <= q_dmem[5].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[6] <= q_dmem[6].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[7] <= q_dmem[7].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[8] <= q_dmem[8].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[9] <= q_dmem[9].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[10] <= q_dmem[10].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[11] <= q_dmem[11].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[12] <= q_dmem[12].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[13] <= q_dmem[13].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[14] <= q_dmem[14].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[15] <= q_dmem[15].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[16] <= q_dmem[16].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[17] <= q_dmem[17].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[18] <= q_dmem[18].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[19] <= q_dmem[19].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[20] <= q_dmem[20].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[21] <= q_dmem[21].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[22] <= q_dmem[22].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[23] <= q_dmem[23].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[24] <= q_dmem[24].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[25] <= q_dmem[25].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[26] <= q_dmem[26].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[27] <= q_dmem[27].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[28] <= q_dmem[28].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[29] <= q_dmem[29].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[30] <= q_dmem[30].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[31] <= q_dmem[31].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeEnable <= ctrl_writeEnable.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= ctrl_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] <= ctrl_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] <= ctrl_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] <= ctrl_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] <= ctrl_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[0] <= ctrl_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|imem:my_imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton_ta|imem:my_imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bs91:auto_generated.address_a[0]
address_a[1] => altsyncram_bs91:auto_generated.address_a[1]
address_a[2] => altsyncram_bs91:auto_generated.address_a[2]
address_a[3] => altsyncram_bs91:auto_generated.address_a[3]
address_a[4] => altsyncram_bs91:auto_generated.address_a[4]
address_a[5] => altsyncram_bs91:auto_generated.address_a[5]
address_a[6] => altsyncram_bs91:auto_generated.address_a[6]
address_a[7] => altsyncram_bs91:auto_generated.address_a[7]
address_a[8] => altsyncram_bs91:auto_generated.address_a[8]
address_a[9] => altsyncram_bs91:auto_generated.address_a[9]
address_a[10] => altsyncram_bs91:auto_generated.address_a[10]
address_a[11] => altsyncram_bs91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bs91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bs91:auto_generated.q_a[0]
q_a[1] <= altsyncram_bs91:auto_generated.q_a[1]
q_a[2] <= altsyncram_bs91:auto_generated.q_a[2]
q_a[3] <= altsyncram_bs91:auto_generated.q_a[3]
q_a[4] <= altsyncram_bs91:auto_generated.q_a[4]
q_a[5] <= altsyncram_bs91:auto_generated.q_a[5]
q_a[6] <= altsyncram_bs91:auto_generated.q_a[6]
q_a[7] <= altsyncram_bs91:auto_generated.q_a[7]
q_a[8] <= altsyncram_bs91:auto_generated.q_a[8]
q_a[9] <= altsyncram_bs91:auto_generated.q_a[9]
q_a[10] <= altsyncram_bs91:auto_generated.q_a[10]
q_a[11] <= altsyncram_bs91:auto_generated.q_a[11]
q_a[12] <= altsyncram_bs91:auto_generated.q_a[12]
q_a[13] <= altsyncram_bs91:auto_generated.q_a[13]
q_a[14] <= altsyncram_bs91:auto_generated.q_a[14]
q_a[15] <= altsyncram_bs91:auto_generated.q_a[15]
q_a[16] <= altsyncram_bs91:auto_generated.q_a[16]
q_a[17] <= altsyncram_bs91:auto_generated.q_a[17]
q_a[18] <= altsyncram_bs91:auto_generated.q_a[18]
q_a[19] <= altsyncram_bs91:auto_generated.q_a[19]
q_a[20] <= altsyncram_bs91:auto_generated.q_a[20]
q_a[21] <= altsyncram_bs91:auto_generated.q_a[21]
q_a[22] <= altsyncram_bs91:auto_generated.q_a[22]
q_a[23] <= altsyncram_bs91:auto_generated.q_a[23]
q_a[24] <= altsyncram_bs91:auto_generated.q_a[24]
q_a[25] <= altsyncram_bs91:auto_generated.q_a[25]
q_a[26] <= altsyncram_bs91:auto_generated.q_a[26]
q_a[27] <= altsyncram_bs91:auto_generated.q_a[27]
q_a[28] <= altsyncram_bs91:auto_generated.q_a[28]
q_a[29] <= altsyncram_bs91:auto_generated.q_a[29]
q_a[30] <= altsyncram_bs91:auto_generated.q_a[30]
q_a[31] <= altsyncram_bs91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton_ta|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton_ta|dmem:my_dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton_ta|dmem:my_dmem|altsyncram:altsyncram_component
wren_a => altsyncram_l9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_l9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_l9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_l9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_l9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_l9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_l9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_l9g1:auto_generated.data_a[7]
data_a[8] => altsyncram_l9g1:auto_generated.data_a[8]
data_a[9] => altsyncram_l9g1:auto_generated.data_a[9]
data_a[10] => altsyncram_l9g1:auto_generated.data_a[10]
data_a[11] => altsyncram_l9g1:auto_generated.data_a[11]
data_a[12] => altsyncram_l9g1:auto_generated.data_a[12]
data_a[13] => altsyncram_l9g1:auto_generated.data_a[13]
data_a[14] => altsyncram_l9g1:auto_generated.data_a[14]
data_a[15] => altsyncram_l9g1:auto_generated.data_a[15]
data_a[16] => altsyncram_l9g1:auto_generated.data_a[16]
data_a[17] => altsyncram_l9g1:auto_generated.data_a[17]
data_a[18] => altsyncram_l9g1:auto_generated.data_a[18]
data_a[19] => altsyncram_l9g1:auto_generated.data_a[19]
data_a[20] => altsyncram_l9g1:auto_generated.data_a[20]
data_a[21] => altsyncram_l9g1:auto_generated.data_a[21]
data_a[22] => altsyncram_l9g1:auto_generated.data_a[22]
data_a[23] => altsyncram_l9g1:auto_generated.data_a[23]
data_a[24] => altsyncram_l9g1:auto_generated.data_a[24]
data_a[25] => altsyncram_l9g1:auto_generated.data_a[25]
data_a[26] => altsyncram_l9g1:auto_generated.data_a[26]
data_a[27] => altsyncram_l9g1:auto_generated.data_a[27]
data_a[28] => altsyncram_l9g1:auto_generated.data_a[28]
data_a[29] => altsyncram_l9g1:auto_generated.data_a[29]
data_a[30] => altsyncram_l9g1:auto_generated.data_a[30]
data_a[31] => altsyncram_l9g1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_l9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_l9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_l9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_l9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_l9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_l9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_l9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_l9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_l9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_l9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_l9g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l9g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l9g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l9g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l9g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l9g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l9g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l9g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l9g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l9g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_l9g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_l9g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_l9g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_l9g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_l9g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_l9g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_l9g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_l9g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_l9g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_l9g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_l9g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_l9g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_l9g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_l9g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_l9g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_l9g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton_ta|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton_ta|regfile:my_regfile
clock => clock.IN32
ctrl_writeEnable => loop1[1].my_and.IN1
ctrl_writeEnable => loop1[2].my_and.IN1
ctrl_writeEnable => loop1[3].my_and.IN1
ctrl_writeEnable => loop1[4].my_and.IN1
ctrl_writeEnable => loop1[5].my_and.IN1
ctrl_writeEnable => loop1[6].my_and.IN1
ctrl_writeEnable => loop1[7].my_and.IN1
ctrl_writeEnable => loop1[8].my_and.IN1
ctrl_writeEnable => loop1[9].my_and.IN1
ctrl_writeEnable => loop1[10].my_and.IN1
ctrl_writeEnable => loop1[11].my_and.IN1
ctrl_writeEnable => loop1[12].my_and.IN1
ctrl_writeEnable => loop1[13].my_and.IN1
ctrl_writeEnable => loop1[14].my_and.IN1
ctrl_writeEnable => loop1[15].my_and.IN1
ctrl_writeEnable => loop1[16].my_and.IN1
ctrl_writeEnable => loop1[17].my_and.IN1
ctrl_writeEnable => loop1[18].my_and.IN1
ctrl_writeEnable => loop1[19].my_and.IN1
ctrl_writeEnable => loop1[20].my_and.IN1
ctrl_writeEnable => loop1[21].my_and.IN1
ctrl_writeEnable => loop1[22].my_and.IN1
ctrl_writeEnable => loop1[23].my_and.IN1
ctrl_writeEnable => loop1[24].my_and.IN1
ctrl_writeEnable => loop1[25].my_and.IN1
ctrl_writeEnable => loop1[26].my_and.IN1
ctrl_writeEnable => loop1[27].my_and.IN1
ctrl_writeEnable => loop1[28].my_and.IN1
ctrl_writeEnable => loop1[29].my_and.IN1
ctrl_writeEnable => loop1[30].my_and.IN1
ctrl_writeEnable => loop1[31].my_and.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN32
ctrl_readRegA[1] => ctrl_readRegA[1].IN32
ctrl_readRegA[2] => ctrl_readRegA[2].IN32
ctrl_readRegA[3] => ctrl_readRegA[3].IN32
ctrl_readRegA[4] => ctrl_readRegA[4].IN32
ctrl_readRegB[0] => ctrl_readRegB[0].IN32
ctrl_readRegB[1] => ctrl_readRegB[1].IN32
ctrl_readRegB[2] => ctrl_readRegB[2].IN32
ctrl_readRegB[3] => ctrl_readRegB[3].IN32
ctrl_readRegB[4] => ctrl_readRegB[4].IN32
data_writeReg[0] => data_writeReg[0].IN31
data_writeReg[1] => data_writeReg[1].IN31
data_writeReg[2] => data_writeReg[2].IN31
data_writeReg[3] => data_writeReg[3].IN31
data_writeReg[4] => data_writeReg[4].IN31
data_writeReg[5] => data_writeReg[5].IN31
data_writeReg[6] => data_writeReg[6].IN31
data_writeReg[7] => data_writeReg[7].IN31
data_writeReg[8] => data_writeReg[8].IN31
data_writeReg[9] => data_writeReg[9].IN31
data_writeReg[10] => data_writeReg[10].IN31
data_writeReg[11] => data_writeReg[11].IN31
data_writeReg[12] => data_writeReg[12].IN31
data_writeReg[13] => data_writeReg[13].IN31
data_writeReg[14] => data_writeReg[14].IN31
data_writeReg[15] => data_writeReg[15].IN31
data_writeReg[16] => data_writeReg[16].IN31
data_writeReg[17] => data_writeReg[17].IN31
data_writeReg[18] => data_writeReg[18].IN31
data_writeReg[19] => data_writeReg[19].IN31
data_writeReg[20] => data_writeReg[20].IN31
data_writeReg[21] => data_writeReg[21].IN31
data_writeReg[22] => data_writeReg[22].IN31
data_writeReg[23] => data_writeReg[23].IN31
data_writeReg[24] => data_writeReg[24].IN31
data_writeReg[25] => data_writeReg[25].IN31
data_writeReg[26] => data_writeReg[26].IN31
data_writeReg[27] => data_writeReg[27].IN31
data_writeReg[28] => data_writeReg[28].IN31
data_writeReg[29] => data_writeReg[29].IN31
data_writeReg[30] => data_writeReg[30].IN31
data_writeReg[31] => data_writeReg[31].IN31
data_readRegA[0] <= mux32_tristate:loop1[0].displayRegA.port2
data_readRegA[1] <= mux32_tristate:loop1[1].displayRegA.port2
data_readRegA[2] <= mux32_tristate:loop1[2].displayRegA.port2
data_readRegA[3] <= mux32_tristate:loop1[3].displayRegA.port2
data_readRegA[4] <= mux32_tristate:loop1[4].displayRegA.port2
data_readRegA[5] <= mux32_tristate:loop1[5].displayRegA.port2
data_readRegA[6] <= mux32_tristate:loop1[6].displayRegA.port2
data_readRegA[7] <= mux32_tristate:loop1[7].displayRegA.port2
data_readRegA[8] <= mux32_tristate:loop1[8].displayRegA.port2
data_readRegA[9] <= mux32_tristate:loop1[9].displayRegA.port2
data_readRegA[10] <= mux32_tristate:loop1[10].displayRegA.port2
data_readRegA[11] <= mux32_tristate:loop1[11].displayRegA.port2
data_readRegA[12] <= mux32_tristate:loop1[12].displayRegA.port2
data_readRegA[13] <= mux32_tristate:loop1[13].displayRegA.port2
data_readRegA[14] <= mux32_tristate:loop1[14].displayRegA.port2
data_readRegA[15] <= mux32_tristate:loop1[15].displayRegA.port2
data_readRegA[16] <= mux32_tristate:loop1[16].displayRegA.port2
data_readRegA[17] <= mux32_tristate:loop1[17].displayRegA.port2
data_readRegA[18] <= mux32_tristate:loop1[18].displayRegA.port2
data_readRegA[19] <= mux32_tristate:loop1[19].displayRegA.port2
data_readRegA[20] <= mux32_tristate:loop1[20].displayRegA.port2
data_readRegA[21] <= mux32_tristate:loop1[21].displayRegA.port2
data_readRegA[22] <= mux32_tristate:loop1[22].displayRegA.port2
data_readRegA[23] <= mux32_tristate:loop1[23].displayRegA.port2
data_readRegA[24] <= mux32_tristate:loop1[24].displayRegA.port2
data_readRegA[25] <= mux32_tristate:loop1[25].displayRegA.port2
data_readRegA[26] <= mux32_tristate:loop1[26].displayRegA.port2
data_readRegA[27] <= mux32_tristate:loop1[27].displayRegA.port2
data_readRegA[28] <= mux32_tristate:loop1[28].displayRegA.port2
data_readRegA[29] <= mux32_tristate:loop1[29].displayRegA.port2
data_readRegA[30] <= mux32_tristate:loop1[30].displayRegA.port2
data_readRegA[31] <= mux32_tristate:loop1[31].displayRegA.port2
data_readRegB[0] <= mux32_tristate:loop1[0].displayRegB.port2
data_readRegB[1] <= mux32_tristate:loop1[1].displayRegB.port2
data_readRegB[2] <= mux32_tristate:loop1[2].displayRegB.port2
data_readRegB[3] <= mux32_tristate:loop1[3].displayRegB.port2
data_readRegB[4] <= mux32_tristate:loop1[4].displayRegB.port2
data_readRegB[5] <= mux32_tristate:loop1[5].displayRegB.port2
data_readRegB[6] <= mux32_tristate:loop1[6].displayRegB.port2
data_readRegB[7] <= mux32_tristate:loop1[7].displayRegB.port2
data_readRegB[8] <= mux32_tristate:loop1[8].displayRegB.port2
data_readRegB[9] <= mux32_tristate:loop1[9].displayRegB.port2
data_readRegB[10] <= mux32_tristate:loop1[10].displayRegB.port2
data_readRegB[11] <= mux32_tristate:loop1[11].displayRegB.port2
data_readRegB[12] <= mux32_tristate:loop1[12].displayRegB.port2
data_readRegB[13] <= mux32_tristate:loop1[13].displayRegB.port2
data_readRegB[14] <= mux32_tristate:loop1[14].displayRegB.port2
data_readRegB[15] <= mux32_tristate:loop1[15].displayRegB.port2
data_readRegB[16] <= mux32_tristate:loop1[16].displayRegB.port2
data_readRegB[17] <= mux32_tristate:loop1[17].displayRegB.port2
data_readRegB[18] <= mux32_tristate:loop1[18].displayRegB.port2
data_readRegB[19] <= mux32_tristate:loop1[19].displayRegB.port2
data_readRegB[20] <= mux32_tristate:loop1[20].displayRegB.port2
data_readRegB[21] <= mux32_tristate:loop1[21].displayRegB.port2
data_readRegB[22] <= mux32_tristate:loop1[22].displayRegB.port2
data_readRegB[23] <= mux32_tristate:loop1[23].displayRegB.port2
data_readRegB[24] <= mux32_tristate:loop1[24].displayRegB.port2
data_readRegB[25] <= mux32_tristate:loop1[25].displayRegB.port2
data_readRegB[26] <= mux32_tristate:loop1[26].displayRegB.port2
data_readRegB[27] <= mux32_tristate:loop1[27].displayRegB.port2
data_readRegB[28] <= mux32_tristate:loop1[28].displayRegB.port2
data_readRegB[29] <= mux32_tristate:loop1[29].displayRegB.port2
data_readRegB[30] <= mux32_tristate:loop1[30].displayRegB.port2
data_readRegB[31] <= mux32_tristate:loop1[31].displayRegB.port2


|skeleton_ta|regfile:my_regfile|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[0].myregisterZero|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[0].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[1].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[1].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[2].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[2].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[3].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[3].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[4].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[4].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[5].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[5].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[6].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[6].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[7].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[7].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[8].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[8].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[9].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[9].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[10].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[10].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[11].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[11].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[12].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[12].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[13].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[13].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[14].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[14].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[15].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[15].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[16].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[16].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[17].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[17].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[18].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[18].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[19].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[19].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[20].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[20].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[21].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[21].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[22].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[22].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[23].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[23].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[24].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[24].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[25].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[25].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[26].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[26].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[27].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[27].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[28].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[28].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[29].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[29].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[30].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[30].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|reg32_neg:loop1[31].myregister|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegA|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
select[4] => select[4].IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|decoder5to32:my_decoder
ctrl_writeReg[0] => and1.IN0
ctrl_writeReg[0] => and3.IN0
ctrl_writeReg[0] => and5.IN0
ctrl_writeReg[0] => and7.IN0
ctrl_writeReg[0] => and9.IN0
ctrl_writeReg[0] => and11.IN0
ctrl_writeReg[0] => and13.IN0
ctrl_writeReg[0] => and15.IN0
ctrl_writeReg[0] => and17.IN0
ctrl_writeReg[0] => and19.IN0
ctrl_writeReg[0] => and21.IN0
ctrl_writeReg[0] => and23.IN0
ctrl_writeReg[0] => and25.IN0
ctrl_writeReg[0] => and27.IN0
ctrl_writeReg[0] => and29.IN0
ctrl_writeReg[0] => and31.IN0
ctrl_writeReg[0] => and0.IN0
ctrl_writeReg[0] => and2.IN0
ctrl_writeReg[0] => and4.IN0
ctrl_writeReg[0] => and6.IN0
ctrl_writeReg[0] => and8.IN0
ctrl_writeReg[0] => and10.IN0
ctrl_writeReg[0] => and12.IN0
ctrl_writeReg[0] => and14.IN0
ctrl_writeReg[0] => and16.IN0
ctrl_writeReg[0] => and18.IN0
ctrl_writeReg[0] => and20.IN0
ctrl_writeReg[0] => and22.IN0
ctrl_writeReg[0] => and24.IN0
ctrl_writeReg[0] => and26.IN0
ctrl_writeReg[0] => and28.IN0
ctrl_writeReg[0] => and30.IN0
ctrl_writeReg[1] => and2.IN1
ctrl_writeReg[1] => and3.IN1
ctrl_writeReg[1] => and6.IN1
ctrl_writeReg[1] => and7.IN1
ctrl_writeReg[1] => and10.IN1
ctrl_writeReg[1] => and11.IN1
ctrl_writeReg[1] => and14.IN1
ctrl_writeReg[1] => and15.IN1
ctrl_writeReg[1] => and18.IN1
ctrl_writeReg[1] => and19.IN1
ctrl_writeReg[1] => and22.IN1
ctrl_writeReg[1] => and23.IN1
ctrl_writeReg[1] => and26.IN1
ctrl_writeReg[1] => and27.IN1
ctrl_writeReg[1] => and30.IN1
ctrl_writeReg[1] => and31.IN1
ctrl_writeReg[1] => and0.IN1
ctrl_writeReg[1] => and1.IN1
ctrl_writeReg[1] => and4.IN1
ctrl_writeReg[1] => and5.IN1
ctrl_writeReg[1] => and8.IN1
ctrl_writeReg[1] => and9.IN1
ctrl_writeReg[1] => and12.IN1
ctrl_writeReg[1] => and13.IN1
ctrl_writeReg[1] => and16.IN1
ctrl_writeReg[1] => and17.IN1
ctrl_writeReg[1] => and20.IN1
ctrl_writeReg[1] => and21.IN1
ctrl_writeReg[1] => and24.IN1
ctrl_writeReg[1] => and25.IN1
ctrl_writeReg[1] => and28.IN1
ctrl_writeReg[1] => and29.IN1
ctrl_writeReg[2] => and4.IN2
ctrl_writeReg[2] => and5.IN2
ctrl_writeReg[2] => and6.IN2
ctrl_writeReg[2] => and7.IN2
ctrl_writeReg[2] => and12.IN2
ctrl_writeReg[2] => and13.IN2
ctrl_writeReg[2] => and14.IN2
ctrl_writeReg[2] => and15.IN2
ctrl_writeReg[2] => and20.IN2
ctrl_writeReg[2] => and21.IN2
ctrl_writeReg[2] => and22.IN2
ctrl_writeReg[2] => and23.IN2
ctrl_writeReg[2] => and28.IN2
ctrl_writeReg[2] => and29.IN2
ctrl_writeReg[2] => and30.IN2
ctrl_writeReg[2] => and31.IN2
ctrl_writeReg[2] => and0.IN2
ctrl_writeReg[2] => and1.IN2
ctrl_writeReg[2] => and2.IN2
ctrl_writeReg[2] => and3.IN2
ctrl_writeReg[2] => and8.IN2
ctrl_writeReg[2] => and9.IN2
ctrl_writeReg[2] => and10.IN2
ctrl_writeReg[2] => and11.IN2
ctrl_writeReg[2] => and16.IN2
ctrl_writeReg[2] => and17.IN2
ctrl_writeReg[2] => and18.IN2
ctrl_writeReg[2] => and19.IN2
ctrl_writeReg[2] => and24.IN2
ctrl_writeReg[2] => and25.IN2
ctrl_writeReg[2] => and26.IN2
ctrl_writeReg[2] => and27.IN2
ctrl_writeReg[3] => and8.IN3
ctrl_writeReg[3] => and9.IN3
ctrl_writeReg[3] => and10.IN3
ctrl_writeReg[3] => and11.IN3
ctrl_writeReg[3] => and12.IN3
ctrl_writeReg[3] => and13.IN3
ctrl_writeReg[3] => and14.IN3
ctrl_writeReg[3] => and15.IN3
ctrl_writeReg[3] => and24.IN3
ctrl_writeReg[3] => and25.IN3
ctrl_writeReg[3] => and26.IN3
ctrl_writeReg[3] => and27.IN3
ctrl_writeReg[3] => and28.IN3
ctrl_writeReg[3] => and29.IN3
ctrl_writeReg[3] => and30.IN3
ctrl_writeReg[3] => and31.IN3
ctrl_writeReg[3] => and0.IN3
ctrl_writeReg[3] => and1.IN3
ctrl_writeReg[3] => and2.IN3
ctrl_writeReg[3] => and3.IN3
ctrl_writeReg[3] => and4.IN3
ctrl_writeReg[3] => and5.IN3
ctrl_writeReg[3] => and6.IN3
ctrl_writeReg[3] => and7.IN3
ctrl_writeReg[3] => and16.IN3
ctrl_writeReg[3] => and17.IN3
ctrl_writeReg[3] => and18.IN3
ctrl_writeReg[3] => and19.IN3
ctrl_writeReg[3] => and20.IN3
ctrl_writeReg[3] => and21.IN3
ctrl_writeReg[3] => and22.IN3
ctrl_writeReg[3] => and23.IN3
ctrl_writeReg[4] => and16.IN4
ctrl_writeReg[4] => and17.IN4
ctrl_writeReg[4] => and18.IN4
ctrl_writeReg[4] => and19.IN4
ctrl_writeReg[4] => and20.IN4
ctrl_writeReg[4] => and21.IN4
ctrl_writeReg[4] => and22.IN4
ctrl_writeReg[4] => and23.IN4
ctrl_writeReg[4] => and24.IN4
ctrl_writeReg[4] => and25.IN4
ctrl_writeReg[4] => and26.IN4
ctrl_writeReg[4] => and27.IN4
ctrl_writeReg[4] => and28.IN4
ctrl_writeReg[4] => and29.IN4
ctrl_writeReg[4] => and30.IN4
ctrl_writeReg[4] => and31.IN4
ctrl_writeReg[4] => and0.IN4
ctrl_writeReg[4] => and1.IN4
ctrl_writeReg[4] => and2.IN4
ctrl_writeReg[4] => and3.IN4
ctrl_writeReg[4] => and4.IN4
ctrl_writeReg[4] => and5.IN4
ctrl_writeReg[4] => and6.IN4
ctrl_writeReg[4] => and7.IN4
ctrl_writeReg[4] => and8.IN4
ctrl_writeReg[4] => and9.IN4
ctrl_writeReg[4] => and10.IN4
ctrl_writeReg[4] => and11.IN4
ctrl_writeReg[4] => and12.IN4
ctrl_writeReg[4] => and13.IN4
ctrl_writeReg[4] => and14.IN4
ctrl_writeReg[4] => and15.IN4
bus[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[0].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[1].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[2].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[3].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[4].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[5].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[6].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[7].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[8].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[9].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[10].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[11].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[12].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[13].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[14].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[15].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[16].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[17].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[18].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[19].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[20].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[21].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[22].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[23].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[24].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[25].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[26].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[27].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[28].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[29].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[30].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|regfile:my_regfile|mux32_tristate:loop1[31].displayRegB|tristate_buffer:loop[31].my_tri
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor
clock => clock.IN5
reset => reset.IN5
address_imem[0] <= stage_fetch:fetch.address_imem
address_imem[1] <= stage_fetch:fetch.address_imem
address_imem[2] <= stage_fetch:fetch.address_imem
address_imem[3] <= stage_fetch:fetch.address_imem
address_imem[4] <= stage_fetch:fetch.address_imem
address_imem[5] <= stage_fetch:fetch.address_imem
address_imem[6] <= stage_fetch:fetch.address_imem
address_imem[7] <= stage_fetch:fetch.address_imem
address_imem[8] <= stage_fetch:fetch.address_imem
address_imem[9] <= stage_fetch:fetch.address_imem
address_imem[10] <= stage_fetch:fetch.address_imem
address_imem[11] <= stage_fetch:fetch.address_imem
q_imem[0] => insn_fd_in.DATAA
q_imem[1] => insn_fd_in.DATAA
q_imem[2] => insn_fd_in.DATAA
q_imem[3] => insn_fd_in.DATAA
q_imem[4] => insn_fd_in.DATAA
q_imem[5] => insn_fd_in.DATAA
q_imem[6] => insn_fd_in.DATAA
q_imem[7] => insn_fd_in.DATAA
q_imem[8] => insn_fd_in.DATAA
q_imem[9] => insn_fd_in.DATAA
q_imem[10] => insn_fd_in.DATAA
q_imem[11] => insn_fd_in.DATAA
q_imem[12] => insn_fd_in.DATAA
q_imem[13] => insn_fd_in.DATAA
q_imem[14] => insn_fd_in.DATAA
q_imem[15] => insn_fd_in.DATAA
q_imem[16] => insn_fd_in.DATAA
q_imem[17] => insn_fd_in.DATAA
q_imem[18] => insn_fd_in.DATAA
q_imem[19] => insn_fd_in.DATAA
q_imem[20] => insn_fd_in.DATAA
q_imem[21] => insn_fd_in.DATAA
q_imem[22] => insn_fd_in.DATAA
q_imem[23] => insn_fd_in.DATAA
q_imem[24] => insn_fd_in.DATAA
q_imem[25] => insn_fd_in.DATAA
q_imem[26] => insn_fd_in.DATAA
q_imem[27] => insn_fd_in.DATAA
q_imem[28] => insn_fd_in.DATAA
q_imem[29] => insn_fd_in.DATAA
q_imem[30] => insn_fd_in.DATAA
q_imem[31] => insn_fd_in.DATAA
address_dmem[0] <= stage_memory:memory.address_dmem
address_dmem[1] <= stage_memory:memory.address_dmem
address_dmem[2] <= stage_memory:memory.address_dmem
address_dmem[3] <= stage_memory:memory.address_dmem
address_dmem[4] <= stage_memory:memory.address_dmem
address_dmem[5] <= stage_memory:memory.address_dmem
address_dmem[6] <= stage_memory:memory.address_dmem
address_dmem[7] <= stage_memory:memory.address_dmem
address_dmem[8] <= stage_memory:memory.address_dmem
address_dmem[9] <= stage_memory:memory.address_dmem
address_dmem[10] <= stage_memory:memory.address_dmem
address_dmem[11] <= stage_memory:memory.address_dmem
d_dmem[0] <= stage_memory:memory.d_dmem
d_dmem[1] <= stage_memory:memory.d_dmem
d_dmem[2] <= stage_memory:memory.d_dmem
d_dmem[3] <= stage_memory:memory.d_dmem
d_dmem[4] <= stage_memory:memory.d_dmem
d_dmem[5] <= stage_memory:memory.d_dmem
d_dmem[6] <= stage_memory:memory.d_dmem
d_dmem[7] <= stage_memory:memory.d_dmem
d_dmem[8] <= stage_memory:memory.d_dmem
d_dmem[9] <= stage_memory:memory.d_dmem
d_dmem[10] <= stage_memory:memory.d_dmem
d_dmem[11] <= stage_memory:memory.d_dmem
d_dmem[12] <= stage_memory:memory.d_dmem
d_dmem[13] <= stage_memory:memory.d_dmem
d_dmem[14] <= stage_memory:memory.d_dmem
d_dmem[15] <= stage_memory:memory.d_dmem
d_dmem[16] <= stage_memory:memory.d_dmem
d_dmem[17] <= stage_memory:memory.d_dmem
d_dmem[18] <= stage_memory:memory.d_dmem
d_dmem[19] <= stage_memory:memory.d_dmem
d_dmem[20] <= stage_memory:memory.d_dmem
d_dmem[21] <= stage_memory:memory.d_dmem
d_dmem[22] <= stage_memory:memory.d_dmem
d_dmem[23] <= stage_memory:memory.d_dmem
d_dmem[24] <= stage_memory:memory.d_dmem
d_dmem[25] <= stage_memory:memory.d_dmem
d_dmem[26] <= stage_memory:memory.d_dmem
d_dmem[27] <= stage_memory:memory.d_dmem
d_dmem[28] <= stage_memory:memory.d_dmem
d_dmem[29] <= stage_memory:memory.d_dmem
d_dmem[30] <= stage_memory:memory.d_dmem
d_dmem[31] <= stage_memory:memory.d_dmem
wren <= stage_memory:memory.wren
q_dmem[0] => q_dmem[0].IN1
q_dmem[1] => q_dmem[1].IN1
q_dmem[2] => q_dmem[2].IN1
q_dmem[3] => q_dmem[3].IN1
q_dmem[4] => q_dmem[4].IN1
q_dmem[5] => q_dmem[5].IN1
q_dmem[6] => q_dmem[6].IN1
q_dmem[7] => q_dmem[7].IN1
q_dmem[8] => q_dmem[8].IN1
q_dmem[9] => q_dmem[9].IN1
q_dmem[10] => q_dmem[10].IN1
q_dmem[11] => q_dmem[11].IN1
q_dmem[12] => q_dmem[12].IN1
q_dmem[13] => q_dmem[13].IN1
q_dmem[14] => q_dmem[14].IN1
q_dmem[15] => q_dmem[15].IN1
q_dmem[16] => q_dmem[16].IN1
q_dmem[17] => q_dmem[17].IN1
q_dmem[18] => q_dmem[18].IN1
q_dmem[19] => q_dmem[19].IN1
q_dmem[20] => q_dmem[20].IN1
q_dmem[21] => q_dmem[21].IN1
q_dmem[22] => q_dmem[22].IN1
q_dmem[23] => q_dmem[23].IN1
q_dmem[24] => q_dmem[24].IN1
q_dmem[25] => q_dmem[25].IN1
q_dmem[26] => q_dmem[26].IN1
q_dmem[27] => q_dmem[27].IN1
q_dmem[28] => q_dmem[28].IN1
q_dmem[29] => q_dmem[29].IN1
q_dmem[30] => q_dmem[30].IN1
q_dmem[31] => q_dmem[31].IN1
ctrl_writeEnable <= stage_write:writeback.ctrl_writeEnable
ctrl_writeReg[0] <= stage_write:writeback.ctrl_writeReg
ctrl_writeReg[1] <= stage_write:writeback.ctrl_writeReg
ctrl_writeReg[2] <= stage_write:writeback.ctrl_writeReg
ctrl_writeReg[3] <= stage_write:writeback.ctrl_writeReg
ctrl_writeReg[4] <= stage_write:writeback.ctrl_writeReg
ctrl_readRegA[0] <= stage_decode:decode.ctrl_readRegA
ctrl_readRegA[1] <= stage_decode:decode.ctrl_readRegA
ctrl_readRegA[2] <= stage_decode:decode.ctrl_readRegA
ctrl_readRegA[3] <= stage_decode:decode.ctrl_readRegA
ctrl_readRegA[4] <= stage_decode:decode.ctrl_readRegA
ctrl_readRegB[0] <= stage_decode:decode.ctrl_readRegB
ctrl_readRegB[1] <= stage_decode:decode.ctrl_readRegB
ctrl_readRegB[2] <= stage_decode:decode.ctrl_readRegB
ctrl_readRegB[3] <= stage_decode:decode.ctrl_readRegB
ctrl_readRegB[4] <= stage_decode:decode.ctrl_readRegB
data_writeReg[0] <= data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => data_readRegA[0].IN1
data_readRegA[1] => data_readRegA[1].IN1
data_readRegA[2] => data_readRegA[2].IN1
data_readRegA[3] => data_readRegA[3].IN1
data_readRegA[4] => data_readRegA[4].IN1
data_readRegA[5] => data_readRegA[5].IN1
data_readRegA[6] => data_readRegA[6].IN1
data_readRegA[7] => data_readRegA[7].IN1
data_readRegA[8] => data_readRegA[8].IN1
data_readRegA[9] => data_readRegA[9].IN1
data_readRegA[10] => data_readRegA[10].IN1
data_readRegA[11] => data_readRegA[11].IN1
data_readRegA[12] => data_readRegA[12].IN1
data_readRegA[13] => data_readRegA[13].IN1
data_readRegA[14] => data_readRegA[14].IN1
data_readRegA[15] => data_readRegA[15].IN1
data_readRegA[16] => data_readRegA[16].IN1
data_readRegA[17] => data_readRegA[17].IN1
data_readRegA[18] => data_readRegA[18].IN1
data_readRegA[19] => data_readRegA[19].IN1
data_readRegA[20] => data_readRegA[20].IN1
data_readRegA[21] => data_readRegA[21].IN1
data_readRegA[22] => data_readRegA[22].IN1
data_readRegA[23] => data_readRegA[23].IN1
data_readRegA[24] => data_readRegA[24].IN1
data_readRegA[25] => data_readRegA[25].IN1
data_readRegA[26] => data_readRegA[26].IN1
data_readRegA[27] => data_readRegA[27].IN1
data_readRegA[28] => data_readRegA[28].IN1
data_readRegA[29] => data_readRegA[29].IN1
data_readRegA[30] => data_readRegA[30].IN1
data_readRegA[31] => data_readRegA[31].IN1
data_readRegB[0] => data_readRegB[0].IN1
data_readRegB[1] => data_readRegB[1].IN1
data_readRegB[2] => data_readRegB[2].IN1
data_readRegB[3] => data_readRegB[3].IN1
data_readRegB[4] => data_readRegB[4].IN1
data_readRegB[5] => data_readRegB[5].IN1
data_readRegB[6] => data_readRegB[6].IN1
data_readRegB[7] => data_readRegB[7].IN1
data_readRegB[8] => data_readRegB[8].IN1
data_readRegB[9] => data_readRegB[9].IN1
data_readRegB[10] => data_readRegB[10].IN1
data_readRegB[11] => data_readRegB[11].IN1
data_readRegB[12] => data_readRegB[12].IN1
data_readRegB[13] => data_readRegB[13].IN1
data_readRegB[14] => data_readRegB[14].IN1
data_readRegB[15] => data_readRegB[15].IN1
data_readRegB[16] => data_readRegB[16].IN1
data_readRegB[17] => data_readRegB[17].IN1
data_readRegB[18] => data_readRegB[18].IN1
data_readRegB[19] => data_readRegB[19].IN1
data_readRegB[20] => data_readRegB[20].IN1
data_readRegB[21] => data_readRegB[21].IN1
data_readRegB[22] => data_readRegB[22].IN1
data_readRegB[23] => data_readRegB[23].IN1
data_readRegB[24] => data_readRegB[24].IN1
data_readRegB[25] => data_readRegB[25].IN1
data_readRegB[26] => data_readRegB[26].IN1
data_readRegB[27] => data_readRegB[27].IN1
data_readRegB[28] => data_readRegB[28].IN1
data_readRegB[29] => data_readRegB[29].IN1
data_readRegB[30] => data_readRegB[30].IN1
data_readRegB[31] => data_readRegB[31].IN1


|skeleton_ta|processor:my_processor|latch_PC:lpc
clock => clock.IN1
reset => reset.IN1
enable => enable.IN1
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1
pc_out[0] <= reg32_neg:pc.port4
pc_out[1] <= reg32_neg:pc.port4
pc_out[2] <= reg32_neg:pc.port4
pc_out[3] <= reg32_neg:pc.port4
pc_out[4] <= reg32_neg:pc.port4
pc_out[5] <= reg32_neg:pc.port4
pc_out[6] <= reg32_neg:pc.port4
pc_out[7] <= reg32_neg:pc.port4
pc_out[8] <= reg32_neg:pc.port4
pc_out[9] <= reg32_neg:pc.port4
pc_out[10] <= reg32_neg:pc.port4
pc_out[11] <= reg32_neg:pc.port4
pc_out[12] <= reg32_neg:pc.port4
pc_out[13] <= reg32_neg:pc.port4
pc_out[14] <= reg32_neg:pc.port4
pc_out[15] <= reg32_neg:pc.port4
pc_out[16] <= reg32_neg:pc.port4
pc_out[17] <= reg32_neg:pc.port4
pc_out[18] <= reg32_neg:pc.port4
pc_out[19] <= reg32_neg:pc.port4
pc_out[20] <= reg32_neg:pc.port4
pc_out[21] <= reg32_neg:pc.port4
pc_out[22] <= reg32_neg:pc.port4
pc_out[23] <= reg32_neg:pc.port4
pc_out[24] <= reg32_neg:pc.port4
pc_out[25] <= reg32_neg:pc.port4
pc_out[26] <= reg32_neg:pc.port4
pc_out[27] <= reg32_neg:pc.port4
pc_out[28] <= reg32_neg:pc.port4
pc_out[29] <= reg32_neg:pc.port4
pc_out[30] <= reg32_neg:pc.port4
pc_out[31] <= reg32_neg:pc.port4


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop_neg:loop1[0].mydffe.port4
out[1] <= dflipflop_neg:loop1[1].mydffe.port4
out[2] <= dflipflop_neg:loop1[2].mydffe.port4
out[3] <= dflipflop_neg:loop1[3].mydffe.port4
out[4] <= dflipflop_neg:loop1[4].mydffe.port4
out[5] <= dflipflop_neg:loop1[5].mydffe.port4
out[6] <= dflipflop_neg:loop1[6].mydffe.port4
out[7] <= dflipflop_neg:loop1[7].mydffe.port4
out[8] <= dflipflop_neg:loop1[8].mydffe.port4
out[9] <= dflipflop_neg:loop1[9].mydffe.port4
out[10] <= dflipflop_neg:loop1[10].mydffe.port4
out[11] <= dflipflop_neg:loop1[11].mydffe.port4
out[12] <= dflipflop_neg:loop1[12].mydffe.port4
out[13] <= dflipflop_neg:loop1[13].mydffe.port4
out[14] <= dflipflop_neg:loop1[14].mydffe.port4
out[15] <= dflipflop_neg:loop1[15].mydffe.port4
out[16] <= dflipflop_neg:loop1[16].mydffe.port4
out[17] <= dflipflop_neg:loop1[17].mydffe.port4
out[18] <= dflipflop_neg:loop1[18].mydffe.port4
out[19] <= dflipflop_neg:loop1[19].mydffe.port4
out[20] <= dflipflop_neg:loop1[20].mydffe.port4
out[21] <= dflipflop_neg:loop1[21].mydffe.port4
out[22] <= dflipflop_neg:loop1[22].mydffe.port4
out[23] <= dflipflop_neg:loop1[23].mydffe.port4
out[24] <= dflipflop_neg:loop1[24].mydffe.port4
out[25] <= dflipflop_neg:loop1[25].mydffe.port4
out[26] <= dflipflop_neg:loop1[26].mydffe.port4
out[27] <= dflipflop_neg:loop1[27].mydffe.port4
out[28] <= dflipflop_neg:loop1[28].mydffe.port4
out[29] <= dflipflop_neg:loop1[29].mydffe.port4
out[30] <= dflipflop_neg:loop1[30].mydffe.port4
out[31] <= dflipflop_neg:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_PC:lpc|reg32_neg:pc|dflipflop_neg:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1
execute_pc_out[0] => pc_out.DATAB
execute_pc_out[1] => pc_out.DATAB
execute_pc_out[2] => pc_out.DATAB
execute_pc_out[3] => pc_out.DATAB
execute_pc_out[4] => pc_out.DATAB
execute_pc_out[5] => pc_out.DATAB
execute_pc_out[6] => pc_out.DATAB
execute_pc_out[7] => pc_out.DATAB
execute_pc_out[8] => pc_out.DATAB
execute_pc_out[9] => pc_out.DATAB
execute_pc_out[10] => pc_out.DATAB
execute_pc_out[11] => pc_out.DATAB
execute_pc_out[12] => pc_out.DATAB
execute_pc_out[13] => pc_out.DATAB
execute_pc_out[14] => pc_out.DATAB
execute_pc_out[15] => pc_out.DATAB
execute_pc_out[16] => pc_out.DATAB
execute_pc_out[17] => pc_out.DATAB
execute_pc_out[18] => pc_out.DATAB
execute_pc_out[19] => pc_out.DATAB
execute_pc_out[20] => pc_out.DATAB
execute_pc_out[21] => pc_out.DATAB
execute_pc_out[22] => pc_out.DATAB
execute_pc_out[23] => pc_out.DATAB
execute_pc_out[24] => pc_out.DATAB
execute_pc_out[25] => pc_out.DATAB
execute_pc_out[26] => pc_out.DATAB
execute_pc_out[27] => pc_out.DATAB
execute_pc_out[28] => pc_out.DATAB
execute_pc_out[29] => pc_out.DATAB
execute_pc_out[30] => pc_out.DATAB
execute_pc_out[31] => pc_out.DATAB
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
branched_jumped => pc_out.OUTPUTSELECT
address_imem[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_upper_5[0] <= pc_in[27].DB_MAX_OUTPUT_PORT_TYPE
pc_upper_5[1] <= pc_in[28].DB_MAX_OUTPUT_PORT_TYPE
pc_upper_5[2] <= pc_in[29].DB_MAX_OUTPUT_PORT_TYPE
pc_upper_5[3] <= pc_in[30].DB_MAX_OUTPUT_PORT_TYPE
pc_upper_5[4] <= pc_in[31].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN1
sum[0] <= adder8:myadder8_0.port3
sum[1] <= adder8:myadder8_0.port3
sum[2] <= adder8:myadder8_0.port3
sum[3] <= adder8:myadder8_0.port3
sum[4] <= adder8:myadder8_0.port3
sum[5] <= adder8:myadder8_0.port3
sum[6] <= adder8:myadder8_0.port3
sum[7] <= adder8:myadder8_0.port3
sum[8] <= adder8:myadder8_8.port3
sum[9] <= adder8:myadder8_8.port3
sum[10] <= adder8:myadder8_8.port3
sum[11] <= adder8:myadder8_8.port3
sum[12] <= adder8:myadder8_8.port3
sum[13] <= adder8:myadder8_8.port3
sum[14] <= adder8:myadder8_8.port3
sum[15] <= adder8:myadder8_8.port3
sum[16] <= adder8:myadder8_16.port3
sum[17] <= adder8:myadder8_16.port3
sum[18] <= adder8:myadder8_16.port3
sum[19] <= adder8:myadder8_16.port3
sum[20] <= adder8:myadder8_16.port3
sum[21] <= adder8:myadder8_16.port3
sum[22] <= adder8:myadder8_16.port3
sum[23] <= adder8:myadder8_16.port3
sum[24] <= adder8:myadder8_24.port3
sum[25] <= adder8:myadder8_24.port3
sum[26] <= adder8:myadder8_24.port3
sum[27] <= adder8:myadder8_24.port3
sum[28] <= adder8:myadder8_24.port3
sum[29] <= adder8:myadder8_24.port3
sum[30] <= adder8:myadder8_24.port3
sum[31] <= adder8:myadder8_24.port3
overflow <= orovf.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xorLT.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_fetch:fetch|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd
clock => clock.IN2
reset => reset.IN2
enable => enable.IN2
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1
insn_in[0] => insn_in[0].IN1
insn_in[1] => insn_in[1].IN1
insn_in[2] => insn_in[2].IN1
insn_in[3] => insn_in[3].IN1
insn_in[4] => insn_in[4].IN1
insn_in[5] => insn_in[5].IN1
insn_in[6] => insn_in[6].IN1
insn_in[7] => insn_in[7].IN1
insn_in[8] => insn_in[8].IN1
insn_in[9] => insn_in[9].IN1
insn_in[10] => insn_in[10].IN1
insn_in[11] => insn_in[11].IN1
insn_in[12] => insn_in[12].IN1
insn_in[13] => insn_in[13].IN1
insn_in[14] => insn_in[14].IN1
insn_in[15] => insn_in[15].IN1
insn_in[16] => insn_in[16].IN1
insn_in[17] => insn_in[17].IN1
insn_in[18] => insn_in[18].IN1
insn_in[19] => insn_in[19].IN1
insn_in[20] => insn_in[20].IN1
insn_in[21] => insn_in[21].IN1
insn_in[22] => insn_in[22].IN1
insn_in[23] => insn_in[23].IN1
insn_in[24] => insn_in[24].IN1
insn_in[25] => insn_in[25].IN1
insn_in[26] => insn_in[26].IN1
insn_in[27] => insn_in[27].IN1
insn_in[28] => insn_in[28].IN1
insn_in[29] => insn_in[29].IN1
insn_in[30] => insn_in[30].IN1
insn_in[31] => insn_in[31].IN1
pc_out[0] <= reg32:pc_address.port4
pc_out[1] <= reg32:pc_address.port4
pc_out[2] <= reg32:pc_address.port4
pc_out[3] <= reg32:pc_address.port4
pc_out[4] <= reg32:pc_address.port4
pc_out[5] <= reg32:pc_address.port4
pc_out[6] <= reg32:pc_address.port4
pc_out[7] <= reg32:pc_address.port4
pc_out[8] <= reg32:pc_address.port4
pc_out[9] <= reg32:pc_address.port4
pc_out[10] <= reg32:pc_address.port4
pc_out[11] <= reg32:pc_address.port4
pc_out[12] <= reg32:pc_address.port4
pc_out[13] <= reg32:pc_address.port4
pc_out[14] <= reg32:pc_address.port4
pc_out[15] <= reg32:pc_address.port4
pc_out[16] <= reg32:pc_address.port4
pc_out[17] <= reg32:pc_address.port4
pc_out[18] <= reg32:pc_address.port4
pc_out[19] <= reg32:pc_address.port4
pc_out[20] <= reg32:pc_address.port4
pc_out[21] <= reg32:pc_address.port4
pc_out[22] <= reg32:pc_address.port4
pc_out[23] <= reg32:pc_address.port4
pc_out[24] <= reg32:pc_address.port4
pc_out[25] <= reg32:pc_address.port4
pc_out[26] <= reg32:pc_address.port4
pc_out[27] <= reg32:pc_address.port4
pc_out[28] <= reg32:pc_address.port4
pc_out[29] <= reg32:pc_address.port4
pc_out[30] <= reg32:pc_address.port4
pc_out[31] <= reg32:pc_address.port4
insn_out[0] <= reg32:pc_insn.port4
insn_out[1] <= reg32:pc_insn.port4
insn_out[2] <= reg32:pc_insn.port4
insn_out[3] <= reg32:pc_insn.port4
insn_out[4] <= reg32:pc_insn.port4
insn_out[5] <= reg32:pc_insn.port4
insn_out[6] <= reg32:pc_insn.port4
insn_out[7] <= reg32:pc_insn.port4
insn_out[8] <= reg32:pc_insn.port4
insn_out[9] <= reg32:pc_insn.port4
insn_out[10] <= reg32:pc_insn.port4
insn_out[11] <= reg32:pc_insn.port4
insn_out[12] <= reg32:pc_insn.port4
insn_out[13] <= reg32:pc_insn.port4
insn_out[14] <= reg32:pc_insn.port4
insn_out[15] <= reg32:pc_insn.port4
insn_out[16] <= reg32:pc_insn.port4
insn_out[17] <= reg32:pc_insn.port4
insn_out[18] <= reg32:pc_insn.port4
insn_out[19] <= reg32:pc_insn.port4
insn_out[20] <= reg32:pc_insn.port4
insn_out[21] <= reg32:pc_insn.port4
insn_out[22] <= reg32:pc_insn.port4
insn_out[23] <= reg32:pc_insn.port4
insn_out[24] <= reg32:pc_insn.port4
insn_out[25] <= reg32:pc_insn.port4
insn_out[26] <= reg32:pc_insn.port4
insn_out[27] <= reg32:pc_insn.port4
insn_out[28] <= reg32:pc_insn.port4
insn_out[29] <= reg32:pc_insn.port4
insn_out[30] <= reg32:pc_insn.port4
insn_out[31] <= reg32:pc_insn.port4


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_address|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_FD:lfd|reg32:pc_insn|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_decode:decode
insn_in[0] => insn_in[0].IN1
insn_in[1] => insn_in[1].IN1
insn_in[2] => insn_in[2].IN1
insn_in[3] => insn_in[3].IN1
insn_in[4] => insn_in[4].IN1
insn_in[5] => insn_in[5].IN1
insn_in[6] => insn_in[6].IN1
insn_in[7] => insn_in[7].IN1
insn_in[8] => insn_in[8].IN1
insn_in[9] => insn_in[9].IN1
insn_in[10] => insn_in[10].IN1
insn_in[11] => insn_in[11].IN1
insn_in[12] => insn_in[12].IN1
insn_in[13] => insn_in[13].IN1
insn_in[14] => insn_in[14].IN1
insn_in[15] => insn_in[15].IN1
insn_in[16] => insn_in[16].IN1
insn_in[17] => insn_in[17].IN1
insn_in[18] => insn_in[18].IN1
insn_in[19] => insn_in[19].IN1
insn_in[20] => insn_in[20].IN1
insn_in[21] => insn_in[21].IN1
insn_in[22] => insn_in[22].IN1
insn_in[23] => insn_in[23].IN1
insn_in[24] => insn_in[24].IN1
insn_in[25] => insn_in[25].IN1
insn_in[26] => insn_in[26].IN1
insn_in[27] => insn_in[27].IN1
insn_in[28] => insn_in[28].IN1
insn_in[29] => insn_in[29].IN1
insn_in[30] => insn_in[30].IN1
insn_in[31] => insn_in[31].IN1
ctrl_readRegA[0] <= decode_controls:dc.port1
ctrl_readRegA[1] <= decode_controls:dc.port1
ctrl_readRegA[2] <= decode_controls:dc.port1
ctrl_readRegA[3] <= decode_controls:dc.port1
ctrl_readRegA[4] <= decode_controls:dc.port1
ctrl_readRegB[0] <= decode_controls:dc.port2
ctrl_readRegB[1] <= decode_controls:dc.port2
ctrl_readRegB[2] <= decode_controls:dc.port2
ctrl_readRegB[3] <= decode_controls:dc.port2
ctrl_readRegB[4] <= decode_controls:dc.port2


|skeleton_ta|processor:my_processor|stage_decode:decode|decode_controls:dc
insn[0] => ~NO_FANOUT~
insn[1] => ~NO_FANOUT~
insn[2] => ~NO_FANOUT~
insn[3] => ~NO_FANOUT~
insn[4] => ~NO_FANOUT~
insn[5] => ~NO_FANOUT~
insn[6] => ~NO_FANOUT~
insn[7] => ~NO_FANOUT~
insn[8] => ~NO_FANOUT~
insn[9] => ~NO_FANOUT~
insn[10] => ~NO_FANOUT~
insn[11] => ~NO_FANOUT~
insn[12] => ctrl_readRegB.DATAB
insn[13] => ctrl_readRegB.DATAB
insn[14] => ctrl_readRegB.DATAB
insn[15] => ctrl_readRegB.DATAB
insn[16] => ctrl_readRegB.DATAB
insn[17] => ctrl_readRegA.DATAA
insn[18] => ctrl_readRegA.DATAA
insn[19] => ctrl_readRegA.DATAA
insn[20] => ctrl_readRegA.DATAA
insn[21] => ctrl_readRegA.DATAA
insn[22] => ctrl_readRegB.DATAA
insn[23] => ctrl_readRegB.DATAA
insn[24] => ctrl_readRegB.DATAA
insn[25] => ctrl_readRegB.DATAA
insn[26] => ctrl_readRegB.DATAA
insn[27] => bex.IN1
insn[27] => r_insn.IN1
insn[28] => bex.IN1
insn[28] => r_insn.IN1
insn[29] => bex.IN1
insn[29] => r_insn.IN1
insn[30] => bex.IN0
insn[30] => r_insn.IN0
insn[31] => bex.IN1
insn[31] => r_insn.IN1
ctrl_readRegA[0] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx
clock => clock.IN4
reset => reset.IN4
enable => enable.IN4
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1
insn_in[0] => insn_in[0].IN1
insn_in[1] => insn_in[1].IN1
insn_in[2] => insn_in[2].IN1
insn_in[3] => insn_in[3].IN1
insn_in[4] => insn_in[4].IN1
insn_in[5] => insn_in[5].IN1
insn_in[6] => insn_in[6].IN1
insn_in[7] => insn_in[7].IN1
insn_in[8] => insn_in[8].IN1
insn_in[9] => insn_in[9].IN1
insn_in[10] => insn_in[10].IN1
insn_in[11] => insn_in[11].IN1
insn_in[12] => insn_in[12].IN1
insn_in[13] => insn_in[13].IN1
insn_in[14] => insn_in[14].IN1
insn_in[15] => insn_in[15].IN1
insn_in[16] => insn_in[16].IN1
insn_in[17] => insn_in[17].IN1
insn_in[18] => insn_in[18].IN1
insn_in[19] => insn_in[19].IN1
insn_in[20] => insn_in[20].IN1
insn_in[21] => insn_in[21].IN1
insn_in[22] => insn_in[22].IN1
insn_in[23] => insn_in[23].IN1
insn_in[24] => insn_in[24].IN1
insn_in[25] => insn_in[25].IN1
insn_in[26] => insn_in[26].IN1
insn_in[27] => insn_in[27].IN1
insn_in[28] => insn_in[28].IN1
insn_in[29] => insn_in[29].IN1
insn_in[30] => insn_in[30].IN1
insn_in[31] => insn_in[31].IN1
pc_out[0] <= reg32:pc_address.port4
pc_out[1] <= reg32:pc_address.port4
pc_out[2] <= reg32:pc_address.port4
pc_out[3] <= reg32:pc_address.port4
pc_out[4] <= reg32:pc_address.port4
pc_out[5] <= reg32:pc_address.port4
pc_out[6] <= reg32:pc_address.port4
pc_out[7] <= reg32:pc_address.port4
pc_out[8] <= reg32:pc_address.port4
pc_out[9] <= reg32:pc_address.port4
pc_out[10] <= reg32:pc_address.port4
pc_out[11] <= reg32:pc_address.port4
pc_out[12] <= reg32:pc_address.port4
pc_out[13] <= reg32:pc_address.port4
pc_out[14] <= reg32:pc_address.port4
pc_out[15] <= reg32:pc_address.port4
pc_out[16] <= reg32:pc_address.port4
pc_out[17] <= reg32:pc_address.port4
pc_out[18] <= reg32:pc_address.port4
pc_out[19] <= reg32:pc_address.port4
pc_out[20] <= reg32:pc_address.port4
pc_out[21] <= reg32:pc_address.port4
pc_out[22] <= reg32:pc_address.port4
pc_out[23] <= reg32:pc_address.port4
pc_out[24] <= reg32:pc_address.port4
pc_out[25] <= reg32:pc_address.port4
pc_out[26] <= reg32:pc_address.port4
pc_out[27] <= reg32:pc_address.port4
pc_out[28] <= reg32:pc_address.port4
pc_out[29] <= reg32:pc_address.port4
pc_out[30] <= reg32:pc_address.port4
pc_out[31] <= reg32:pc_address.port4
insn_out[0] <= reg32:pc_insn.port4
insn_out[1] <= reg32:pc_insn.port4
insn_out[2] <= reg32:pc_insn.port4
insn_out[3] <= reg32:pc_insn.port4
insn_out[4] <= reg32:pc_insn.port4
insn_out[5] <= reg32:pc_insn.port4
insn_out[6] <= reg32:pc_insn.port4
insn_out[7] <= reg32:pc_insn.port4
insn_out[8] <= reg32:pc_insn.port4
insn_out[9] <= reg32:pc_insn.port4
insn_out[10] <= reg32:pc_insn.port4
insn_out[11] <= reg32:pc_insn.port4
insn_out[12] <= reg32:pc_insn.port4
insn_out[13] <= reg32:pc_insn.port4
insn_out[14] <= reg32:pc_insn.port4
insn_out[15] <= reg32:pc_insn.port4
insn_out[16] <= reg32:pc_insn.port4
insn_out[17] <= reg32:pc_insn.port4
insn_out[18] <= reg32:pc_insn.port4
insn_out[19] <= reg32:pc_insn.port4
insn_out[20] <= reg32:pc_insn.port4
insn_out[21] <= reg32:pc_insn.port4
insn_out[22] <= reg32:pc_insn.port4
insn_out[23] <= reg32:pc_insn.port4
insn_out[24] <= reg32:pc_insn.port4
insn_out[25] <= reg32:pc_insn.port4
insn_out[26] <= reg32:pc_insn.port4
insn_out[27] <= reg32:pc_insn.port4
insn_out[28] <= reg32:pc_insn.port4
insn_out[29] <= reg32:pc_insn.port4
insn_out[30] <= reg32:pc_insn.port4
insn_out[31] <= reg32:pc_insn.port4
a_in[0] => a_in[0].IN1
a_in[1] => a_in[1].IN1
a_in[2] => a_in[2].IN1
a_in[3] => a_in[3].IN1
a_in[4] => a_in[4].IN1
a_in[5] => a_in[5].IN1
a_in[6] => a_in[6].IN1
a_in[7] => a_in[7].IN1
a_in[8] => a_in[8].IN1
a_in[9] => a_in[9].IN1
a_in[10] => a_in[10].IN1
a_in[11] => a_in[11].IN1
a_in[12] => a_in[12].IN1
a_in[13] => a_in[13].IN1
a_in[14] => a_in[14].IN1
a_in[15] => a_in[15].IN1
a_in[16] => a_in[16].IN1
a_in[17] => a_in[17].IN1
a_in[18] => a_in[18].IN1
a_in[19] => a_in[19].IN1
a_in[20] => a_in[20].IN1
a_in[21] => a_in[21].IN1
a_in[22] => a_in[22].IN1
a_in[23] => a_in[23].IN1
a_in[24] => a_in[24].IN1
a_in[25] => a_in[25].IN1
a_in[26] => a_in[26].IN1
a_in[27] => a_in[27].IN1
a_in[28] => a_in[28].IN1
a_in[29] => a_in[29].IN1
a_in[30] => a_in[30].IN1
a_in[31] => a_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
a_out[0] <= reg32:data_regA.port4
a_out[1] <= reg32:data_regA.port4
a_out[2] <= reg32:data_regA.port4
a_out[3] <= reg32:data_regA.port4
a_out[4] <= reg32:data_regA.port4
a_out[5] <= reg32:data_regA.port4
a_out[6] <= reg32:data_regA.port4
a_out[7] <= reg32:data_regA.port4
a_out[8] <= reg32:data_regA.port4
a_out[9] <= reg32:data_regA.port4
a_out[10] <= reg32:data_regA.port4
a_out[11] <= reg32:data_regA.port4
a_out[12] <= reg32:data_regA.port4
a_out[13] <= reg32:data_regA.port4
a_out[14] <= reg32:data_regA.port4
a_out[15] <= reg32:data_regA.port4
a_out[16] <= reg32:data_regA.port4
a_out[17] <= reg32:data_regA.port4
a_out[18] <= reg32:data_regA.port4
a_out[19] <= reg32:data_regA.port4
a_out[20] <= reg32:data_regA.port4
a_out[21] <= reg32:data_regA.port4
a_out[22] <= reg32:data_regA.port4
a_out[23] <= reg32:data_regA.port4
a_out[24] <= reg32:data_regA.port4
a_out[25] <= reg32:data_regA.port4
a_out[26] <= reg32:data_regA.port4
a_out[27] <= reg32:data_regA.port4
a_out[28] <= reg32:data_regA.port4
a_out[29] <= reg32:data_regA.port4
a_out[30] <= reg32:data_regA.port4
a_out[31] <= reg32:data_regA.port4
b_out[0] <= reg32:data_regB.port4
b_out[1] <= reg32:data_regB.port4
b_out[2] <= reg32:data_regB.port4
b_out[3] <= reg32:data_regB.port4
b_out[4] <= reg32:data_regB.port4
b_out[5] <= reg32:data_regB.port4
b_out[6] <= reg32:data_regB.port4
b_out[7] <= reg32:data_regB.port4
b_out[8] <= reg32:data_regB.port4
b_out[9] <= reg32:data_regB.port4
b_out[10] <= reg32:data_regB.port4
b_out[11] <= reg32:data_regB.port4
b_out[12] <= reg32:data_regB.port4
b_out[13] <= reg32:data_regB.port4
b_out[14] <= reg32:data_regB.port4
b_out[15] <= reg32:data_regB.port4
b_out[16] <= reg32:data_regB.port4
b_out[17] <= reg32:data_regB.port4
b_out[18] <= reg32:data_regB.port4
b_out[19] <= reg32:data_regB.port4
b_out[20] <= reg32:data_regB.port4
b_out[21] <= reg32:data_regB.port4
b_out[22] <= reg32:data_regB.port4
b_out[23] <= reg32:data_regB.port4
b_out[24] <= reg32:data_regB.port4
b_out[25] <= reg32:data_regB.port4
b_out[26] <= reg32:data_regB.port4
b_out[27] <= reg32:data_regB.port4
b_out[28] <= reg32:data_regB.port4
b_out[29] <= reg32:data_regB.port4
b_out[30] <= reg32:data_regB.port4
b_out[31] <= reg32:data_regB.port4


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_address|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:pc_insn|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regA|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_DX:ldx|reg32:data_regB|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute
insn_in[0] => immediate[0].IN1
insn_in[1] => immediate[1].IN1
insn_in[2] => target[2].IN1
insn_in[3] => target[3].IN1
insn_in[4] => target[4].IN1
insn_in[5] => target[5].IN1
insn_in[6] => target[6].IN1
insn_in[7] => immediate[7].IN2
insn_in[8] => immediate[8].IN2
insn_in[9] => immediate[9].IN2
insn_in[10] => immediate[10].IN2
insn_in[11] => immediate[11].IN2
insn_in[12] => immediate[12].IN1
insn_in[13] => immediate[13].IN1
insn_in[14] => immediate[14].IN1
insn_in[15] => immediate[15].IN1
insn_in[16] => immediate[16].IN1
insn_in[17] => pc_in.DATAB
insn_in[17] => o_out_alt6[17].DATAB
insn_in[18] => pc_in.DATAB
insn_in[18] => o_out_alt6[18].DATAB
insn_in[19] => pc_in.DATAB
insn_in[19] => o_out_alt6[19].DATAB
insn_in[20] => pc_in.DATAB
insn_in[20] => o_out_alt6[20].DATAB
insn_in[21] => pc_in.DATAB
insn_in[21] => o_out_alt6[21].DATAB
insn_in[22] => pc_in.DATAB
insn_in[22] => o_out_alt6[22].DATAB
insn_in[23] => pc_in.DATAB
insn_in[23] => o_out_alt6[23].DATAB
insn_in[24] => pc_in.DATAB
insn_in[24] => o_out_alt6[24].DATAB
insn_in[25] => pc_in.DATAB
insn_in[25] => o_out_alt6[25].DATAB
insn_in[26] => pc_in.DATAB
insn_in[26] => o_out_alt6[26].DATAB
insn_in[27] => addi.IN1
insn_in[27] => immed_insn.IN1
insn_in[27] => immed_insn.IN1
insn_in[27] => j.IN1
insn_in[27] => jal.IN1
insn_in[27] => setx.IN1
insn_in[27] => beq.IN1
insn_in[27] => r_insn.IN1
insn_in[27] => jr.IN1
insn_in[27] => blt.IN1
insn_in[27] => bne.IN1
insn_in[27] => bex.IN1
insn_in[27] => immed_insn.IN1
insn_in[28] => immed_insn.IN1
insn_in[28] => blt.IN1
insn_in[28] => bex.IN1
insn_in[28] => jal.IN1
insn_in[28] => immed_insn.IN1
insn_in[28] => immed_insn.IN1
insn_in[28] => setx.IN1
insn_in[28] => r_insn.IN1
insn_in[28] => addi.IN1
insn_in[28] => beq.IN1
insn_in[29] => addi.IN1
insn_in[29] => immed_insn.IN1
insn_in[29] => immed_insn.IN1
insn_in[29] => setx.IN1
insn_in[29] => r_insn.IN1
insn_in[29] => beq.IN1
insn_in[29] => immed_insn.IN1
insn_in[30] => immed_insn.IN0
insn_in[30] => beq.IN0
insn_in[30] => immed_insn.IN0
insn_in[30] => immed_insn.IN0
insn_in[30] => setx.IN0
insn_in[30] => r_insn.IN0
insn_in[31] => setx.IN1
insn_in[31] => r_insn.IN1
insn_in[31] => beq.IN1
insn_in[31] => immed_insn.IN1
insn_in[31] => immed_insn.IN1
insn_in[31] => immed_insn.IN1
regfile_operandA[0] => ALU_operandA_alt1[0].DATAA
regfile_operandA[1] => ALU_operandA_alt1[1].DATAA
regfile_operandA[2] => ALU_operandA_alt1[2].DATAA
regfile_operandA[3] => ALU_operandA_alt1[3].DATAA
regfile_operandA[4] => ALU_operandA_alt1[4].DATAA
regfile_operandA[5] => ALU_operandA_alt1[5].DATAA
regfile_operandA[6] => ALU_operandA_alt1[6].DATAA
regfile_operandA[7] => ALU_operandA_alt1[7].DATAA
regfile_operandA[8] => ALU_operandA_alt1[8].DATAA
regfile_operandA[9] => ALU_operandA_alt1[9].DATAA
regfile_operandA[10] => ALU_operandA_alt1[10].DATAA
regfile_operandA[11] => ALU_operandA_alt1[11].DATAA
regfile_operandA[12] => ALU_operandA_alt1[12].DATAA
regfile_operandA[13] => ALU_operandA_alt1[13].DATAA
regfile_operandA[14] => ALU_operandA_alt1[14].DATAA
regfile_operandA[15] => ALU_operandA_alt1[15].DATAA
regfile_operandA[16] => ALU_operandA_alt1[16].DATAA
regfile_operandA[17] => ALU_operandA_alt1[17].DATAA
regfile_operandA[18] => ALU_operandA_alt1[18].DATAA
regfile_operandA[19] => ALU_operandA_alt1[19].DATAA
regfile_operandA[20] => ALU_operandA_alt1[20].DATAA
regfile_operandA[21] => ALU_operandA_alt1[21].DATAA
regfile_operandA[22] => ALU_operandA_alt1[22].DATAA
regfile_operandA[23] => ALU_operandA_alt1[23].DATAA
regfile_operandA[24] => ALU_operandA_alt1[24].DATAA
regfile_operandA[25] => ALU_operandA_alt1[25].DATAA
regfile_operandA[26] => ALU_operandA_alt1[26].DATAA
regfile_operandA[27] => ALU_operandA_alt1[27].DATAA
regfile_operandA[28] => ALU_operandA_alt1[28].DATAA
regfile_operandA[29] => ALU_operandA_alt1[29].DATAA
regfile_operandA[30] => ALU_operandA_alt1[30].DATAA
regfile_operandA[31] => ALU_operandA_alt1[31].DATAA
regfile_operandB[0] => ALU_operandB_alt3[0].DATAA
regfile_operandB[0] => pc_in_alt2[0].DATAB
regfile_operandB[0] => b_out_alt[0].DATAA
regfile_operandB[1] => ALU_operandB_alt3[1].DATAA
regfile_operandB[1] => pc_in_alt2[1].DATAB
regfile_operandB[1] => b_out_alt[1].DATAA
regfile_operandB[2] => ALU_operandB_alt3[2].DATAA
regfile_operandB[2] => pc_in_alt2[2].DATAB
regfile_operandB[2] => b_out_alt[2].DATAA
regfile_operandB[3] => ALU_operandB_alt3[3].DATAA
regfile_operandB[3] => pc_in_alt2[3].DATAB
regfile_operandB[3] => b_out_alt[3].DATAA
regfile_operandB[4] => ALU_operandB_alt3[4].DATAA
regfile_operandB[4] => pc_in_alt2[4].DATAB
regfile_operandB[4] => b_out_alt[4].DATAA
regfile_operandB[5] => ALU_operandB_alt3[5].DATAA
regfile_operandB[5] => pc_in_alt2[5].DATAB
regfile_operandB[5] => b_out_alt[5].DATAA
regfile_operandB[6] => ALU_operandB_alt3[6].DATAA
regfile_operandB[6] => pc_in_alt2[6].DATAB
regfile_operandB[6] => b_out_alt[6].DATAA
regfile_operandB[7] => ALU_operandB_alt3[7].DATAA
regfile_operandB[7] => pc_in_alt2[7].DATAB
regfile_operandB[7] => b_out_alt[7].DATAA
regfile_operandB[8] => ALU_operandB_alt3[8].DATAA
regfile_operandB[8] => pc_in_alt2[8].DATAB
regfile_operandB[8] => b_out_alt[8].DATAA
regfile_operandB[9] => ALU_operandB_alt3[9].DATAA
regfile_operandB[9] => pc_in_alt2[9].DATAB
regfile_operandB[9] => b_out_alt[9].DATAA
regfile_operandB[10] => ALU_operandB_alt3[10].DATAA
regfile_operandB[10] => pc_in_alt2[10].DATAB
regfile_operandB[10] => b_out_alt[10].DATAA
regfile_operandB[11] => ALU_operandB_alt3[11].DATAA
regfile_operandB[11] => pc_in_alt2[11].DATAB
regfile_operandB[11] => b_out_alt[11].DATAA
regfile_operandB[12] => ALU_operandB_alt3[12].DATAA
regfile_operandB[12] => pc_in_alt2[12].DATAB
regfile_operandB[12] => b_out_alt[12].DATAA
regfile_operandB[13] => ALU_operandB_alt3[13].DATAA
regfile_operandB[13] => pc_in_alt2[13].DATAB
regfile_operandB[13] => b_out_alt[13].DATAA
regfile_operandB[14] => ALU_operandB_alt3[14].DATAA
regfile_operandB[14] => pc_in_alt2[14].DATAB
regfile_operandB[14] => b_out_alt[14].DATAA
regfile_operandB[15] => ALU_operandB_alt3[15].DATAA
regfile_operandB[15] => pc_in_alt2[15].DATAB
regfile_operandB[15] => b_out_alt[15].DATAA
regfile_operandB[16] => ALU_operandB_alt3[16].DATAA
regfile_operandB[16] => pc_in_alt2[16].DATAB
regfile_operandB[16] => b_out_alt[16].DATAA
regfile_operandB[17] => ALU_operandB_alt3[17].DATAA
regfile_operandB[17] => pc_in_alt2[17].DATAB
regfile_operandB[17] => b_out_alt[17].DATAA
regfile_operandB[18] => ALU_operandB_alt3[18].DATAA
regfile_operandB[18] => pc_in_alt2[18].DATAB
regfile_operandB[18] => b_out_alt[18].DATAA
regfile_operandB[19] => ALU_operandB_alt3[19].DATAA
regfile_operandB[19] => pc_in_alt2[19].DATAB
regfile_operandB[19] => b_out_alt[19].DATAA
regfile_operandB[20] => ALU_operandB_alt3[20].DATAA
regfile_operandB[20] => pc_in_alt2[20].DATAB
regfile_operandB[20] => b_out_alt[20].DATAA
regfile_operandB[21] => ALU_operandB_alt3[21].DATAA
regfile_operandB[21] => pc_in_alt2[21].DATAB
regfile_operandB[21] => b_out_alt[21].DATAA
regfile_operandB[22] => ALU_operandB_alt3[22].DATAA
regfile_operandB[22] => pc_in_alt2[22].DATAB
regfile_operandB[22] => b_out_alt[22].DATAA
regfile_operandB[23] => ALU_operandB_alt3[23].DATAA
regfile_operandB[23] => pc_in_alt2[23].DATAB
regfile_operandB[23] => b_out_alt[23].DATAA
regfile_operandB[24] => ALU_operandB_alt3[24].DATAA
regfile_operandB[24] => pc_in_alt2[24].DATAB
regfile_operandB[24] => b_out_alt[24].DATAA
regfile_operandB[25] => ALU_operandB_alt3[25].DATAA
regfile_operandB[25] => pc_in_alt2[25].DATAB
regfile_operandB[25] => b_out_alt[25].DATAA
regfile_operandB[26] => ALU_operandB_alt3[26].DATAA
regfile_operandB[26] => pc_in_alt2[26].DATAB
regfile_operandB[26] => b_out_alt[26].DATAA
regfile_operandB[27] => ALU_operandB_alt3[27].DATAA
regfile_operandB[27] => pc_in_alt2[27].DATAB
regfile_operandB[27] => b_out_alt[27].DATAA
regfile_operandB[28] => ALU_operandB_alt3[28].DATAA
regfile_operandB[28] => pc_in_alt2[28].DATAB
regfile_operandB[28] => b_out_alt[28].DATAA
regfile_operandB[29] => ALU_operandB_alt3[29].DATAA
regfile_operandB[29] => pc_in_alt2[29].DATAB
regfile_operandB[29] => b_out_alt[29].DATAA
regfile_operandB[30] => ALU_operandB_alt3[30].DATAA
regfile_operandB[30] => pc_in_alt2[30].DATAB
regfile_operandB[30] => b_out_alt[30].DATAA
regfile_operandB[31] => ALU_operandB_alt3[31].DATAA
regfile_operandB[31] => pc_in_alt2[31].DATAB
regfile_operandB[31] => b_out_alt[31].DATAA
pc_upper_5[0] => pc_in.DATAB
pc_upper_5[0] => o_out_alt6[27].DATAB
pc_upper_5[1] => pc_in.DATAB
pc_upper_5[1] => o_out_alt6[28].DATAB
pc_upper_5[2] => pc_in.DATAB
pc_upper_5[2] => o_out_alt6[29].DATAB
pc_upper_5[3] => pc_in.DATAB
pc_upper_5[3] => o_out_alt6[30].DATAB
pc_upper_5[4] => pc_in.DATAB
pc_upper_5[4] => o_out_alt6[31].DATAB
pc_out[0] => pc_out[0].IN1
pc_out[1] => pc_out[1].IN1
pc_out[2] => pc_out[2].IN1
pc_out[3] => pc_out[3].IN1
pc_out[4] => pc_out[4].IN1
pc_out[5] => pc_out[5].IN1
pc_out[6] => pc_out[6].IN1
pc_out[7] => pc_out[7].IN1
pc_out[8] => pc_out[8].IN1
pc_out[9] => pc_out[9].IN1
pc_out[10] => pc_out[10].IN1
pc_out[11] => pc_out[11].IN1
pc_out[12] => pc_out[12].IN1
pc_out[13] => pc_out[13].IN1
pc_out[14] => pc_out[14].IN1
pc_out[15] => pc_out[15].IN1
pc_out[16] => pc_out[16].IN1
pc_out[17] => pc_out[17].IN1
pc_out[18] => pc_out[18].IN1
pc_out[19] => pc_out[19].IN1
pc_out[20] => pc_out[20].IN1
pc_out[21] => pc_out[21].IN1
pc_out[22] => pc_out[22].IN1
pc_out[23] => pc_out[23].IN1
pc_out[24] => pc_out[24].IN1
pc_out[25] => pc_out[25].IN1
pc_out[26] => pc_out[26].IN1
pc_out[27] => pc_out[27].IN1
pc_out[28] => pc_out[28].IN1
pc_out[29] => pc_out[29].IN1
pc_out[30] => pc_out[30].IN1
pc_out[31] => pc_out[31].IN1
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
mx_bypass_A => ALU_operandA.OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[31].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[30].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[29].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[28].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[27].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[26].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[25].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[24].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[23].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[22].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[21].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[20].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[19].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[18].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[17].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[16].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[15].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[14].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[13].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[12].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[11].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[10].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[9].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[8].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[7].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[6].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[5].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[4].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[3].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[2].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[1].OUTPUTSELECT
wx_bypass_A => ALU_operandA_alt1[0].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[31].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[30].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[29].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[28].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[27].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[26].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[25].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[24].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[23].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[22].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[21].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[20].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[19].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[18].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[17].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[16].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[15].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[14].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[13].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[12].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[11].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[10].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[9].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[8].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[7].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[6].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[5].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[4].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[3].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[2].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[1].OUTPUTSELECT
mx_bypass_B => ALU_operandB_alt2[0].OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
mx_bypass_B => b_out.OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[31].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[30].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[29].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[28].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[27].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[26].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[25].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[24].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[23].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[22].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[21].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[20].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[19].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[18].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[17].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[16].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[15].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[14].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[13].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[12].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[11].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[10].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[9].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[8].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[7].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[6].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[5].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[4].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[3].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[2].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[1].OUTPUTSELECT
wx_bypass_B => ALU_operandB_alt3[0].OUTPUTSELECT
wx_bypass_B => b_out_alt[31].OUTPUTSELECT
wx_bypass_B => b_out_alt[30].OUTPUTSELECT
wx_bypass_B => b_out_alt[29].OUTPUTSELECT
wx_bypass_B => b_out_alt[28].OUTPUTSELECT
wx_bypass_B => b_out_alt[27].OUTPUTSELECT
wx_bypass_B => b_out_alt[26].OUTPUTSELECT
wx_bypass_B => b_out_alt[25].OUTPUTSELECT
wx_bypass_B => b_out_alt[24].OUTPUTSELECT
wx_bypass_B => b_out_alt[23].OUTPUTSELECT
wx_bypass_B => b_out_alt[22].OUTPUTSELECT
wx_bypass_B => b_out_alt[21].OUTPUTSELECT
wx_bypass_B => b_out_alt[20].OUTPUTSELECT
wx_bypass_B => b_out_alt[19].OUTPUTSELECT
wx_bypass_B => b_out_alt[18].OUTPUTSELECT
wx_bypass_B => b_out_alt[17].OUTPUTSELECT
wx_bypass_B => b_out_alt[16].OUTPUTSELECT
wx_bypass_B => b_out_alt[15].OUTPUTSELECT
wx_bypass_B => b_out_alt[14].OUTPUTSELECT
wx_bypass_B => b_out_alt[13].OUTPUTSELECT
wx_bypass_B => b_out_alt[12].OUTPUTSELECT
wx_bypass_B => b_out_alt[11].OUTPUTSELECT
wx_bypass_B => b_out_alt[10].OUTPUTSELECT
wx_bypass_B => b_out_alt[9].OUTPUTSELECT
wx_bypass_B => b_out_alt[8].OUTPUTSELECT
wx_bypass_B => b_out_alt[7].OUTPUTSELECT
wx_bypass_B => b_out_alt[6].OUTPUTSELECT
wx_bypass_B => b_out_alt[5].OUTPUTSELECT
wx_bypass_B => b_out_alt[4].OUTPUTSELECT
wx_bypass_B => b_out_alt[3].OUTPUTSELECT
wx_bypass_B => b_out_alt[2].OUTPUTSELECT
wx_bypass_B => b_out_alt[1].OUTPUTSELECT
wx_bypass_B => b_out_alt[0].OUTPUTSELECT
o_xm_out[0] => ALU_operandA.DATAB
o_xm_out[0] => ALU_operandB_alt2[0].DATAB
o_xm_out[0] => b_out.DATAB
o_xm_out[1] => ALU_operandA.DATAB
o_xm_out[1] => ALU_operandB_alt2[1].DATAB
o_xm_out[1] => b_out.DATAB
o_xm_out[2] => ALU_operandA.DATAB
o_xm_out[2] => ALU_operandB_alt2[2].DATAB
o_xm_out[2] => b_out.DATAB
o_xm_out[3] => ALU_operandA.DATAB
o_xm_out[3] => ALU_operandB_alt2[3].DATAB
o_xm_out[3] => b_out.DATAB
o_xm_out[4] => ALU_operandA.DATAB
o_xm_out[4] => ALU_operandB_alt2[4].DATAB
o_xm_out[4] => b_out.DATAB
o_xm_out[5] => ALU_operandA.DATAB
o_xm_out[5] => ALU_operandB_alt2[5].DATAB
o_xm_out[5] => b_out.DATAB
o_xm_out[6] => ALU_operandA.DATAB
o_xm_out[6] => ALU_operandB_alt2[6].DATAB
o_xm_out[6] => b_out.DATAB
o_xm_out[7] => ALU_operandA.DATAB
o_xm_out[7] => ALU_operandB_alt2[7].DATAB
o_xm_out[7] => b_out.DATAB
o_xm_out[8] => ALU_operandA.DATAB
o_xm_out[8] => ALU_operandB_alt2[8].DATAB
o_xm_out[8] => b_out.DATAB
o_xm_out[9] => ALU_operandA.DATAB
o_xm_out[9] => ALU_operandB_alt2[9].DATAB
o_xm_out[9] => b_out.DATAB
o_xm_out[10] => ALU_operandA.DATAB
o_xm_out[10] => ALU_operandB_alt2[10].DATAB
o_xm_out[10] => b_out.DATAB
o_xm_out[11] => ALU_operandA.DATAB
o_xm_out[11] => ALU_operandB_alt2[11].DATAB
o_xm_out[11] => b_out.DATAB
o_xm_out[12] => ALU_operandA.DATAB
o_xm_out[12] => ALU_operandB_alt2[12].DATAB
o_xm_out[12] => b_out.DATAB
o_xm_out[13] => ALU_operandA.DATAB
o_xm_out[13] => ALU_operandB_alt2[13].DATAB
o_xm_out[13] => b_out.DATAB
o_xm_out[14] => ALU_operandA.DATAB
o_xm_out[14] => ALU_operandB_alt2[14].DATAB
o_xm_out[14] => b_out.DATAB
o_xm_out[15] => ALU_operandA.DATAB
o_xm_out[15] => ALU_operandB_alt2[15].DATAB
o_xm_out[15] => b_out.DATAB
o_xm_out[16] => ALU_operandA.DATAB
o_xm_out[16] => ALU_operandB_alt2[16].DATAB
o_xm_out[16] => b_out.DATAB
o_xm_out[17] => ALU_operandA.DATAB
o_xm_out[17] => ALU_operandB_alt2[17].DATAB
o_xm_out[17] => b_out.DATAB
o_xm_out[18] => ALU_operandA.DATAB
o_xm_out[18] => ALU_operandB_alt2[18].DATAB
o_xm_out[18] => b_out.DATAB
o_xm_out[19] => ALU_operandA.DATAB
o_xm_out[19] => ALU_operandB_alt2[19].DATAB
o_xm_out[19] => b_out.DATAB
o_xm_out[20] => ALU_operandA.DATAB
o_xm_out[20] => ALU_operandB_alt2[20].DATAB
o_xm_out[20] => b_out.DATAB
o_xm_out[21] => ALU_operandA.DATAB
o_xm_out[21] => ALU_operandB_alt2[21].DATAB
o_xm_out[21] => b_out.DATAB
o_xm_out[22] => ALU_operandA.DATAB
o_xm_out[22] => ALU_operandB_alt2[22].DATAB
o_xm_out[22] => b_out.DATAB
o_xm_out[23] => ALU_operandA.DATAB
o_xm_out[23] => ALU_operandB_alt2[23].DATAB
o_xm_out[23] => b_out.DATAB
o_xm_out[24] => ALU_operandA.DATAB
o_xm_out[24] => ALU_operandB_alt2[24].DATAB
o_xm_out[24] => b_out.DATAB
o_xm_out[25] => ALU_operandA.DATAB
o_xm_out[25] => ALU_operandB_alt2[25].DATAB
o_xm_out[25] => b_out.DATAB
o_xm_out[26] => ALU_operandA.DATAB
o_xm_out[26] => ALU_operandB_alt2[26].DATAB
o_xm_out[26] => b_out.DATAB
o_xm_out[27] => ALU_operandA.DATAB
o_xm_out[27] => ALU_operandB_alt2[27].DATAB
o_xm_out[27] => b_out.DATAB
o_xm_out[28] => ALU_operandA.DATAB
o_xm_out[28] => ALU_operandB_alt2[28].DATAB
o_xm_out[28] => b_out.DATAB
o_xm_out[29] => ALU_operandA.DATAB
o_xm_out[29] => ALU_operandB_alt2[29].DATAB
o_xm_out[29] => b_out.DATAB
o_xm_out[30] => ALU_operandA.DATAB
o_xm_out[30] => ALU_operandB_alt2[30].DATAB
o_xm_out[30] => b_out.DATAB
o_xm_out[31] => ALU_operandA.DATAB
o_xm_out[31] => ALU_operandB_alt2[31].DATAB
o_xm_out[31] => b_out.DATAB
data_writeReg[0] => ALU_operandA_alt1[0].DATAB
data_writeReg[0] => ALU_operandB_alt3[0].DATAB
data_writeReg[0] => b_out_alt[0].DATAB
data_writeReg[1] => ALU_operandA_alt1[1].DATAB
data_writeReg[1] => ALU_operandB_alt3[1].DATAB
data_writeReg[1] => b_out_alt[1].DATAB
data_writeReg[2] => ALU_operandA_alt1[2].DATAB
data_writeReg[2] => ALU_operandB_alt3[2].DATAB
data_writeReg[2] => b_out_alt[2].DATAB
data_writeReg[3] => ALU_operandA_alt1[3].DATAB
data_writeReg[3] => ALU_operandB_alt3[3].DATAB
data_writeReg[3] => b_out_alt[3].DATAB
data_writeReg[4] => ALU_operandA_alt1[4].DATAB
data_writeReg[4] => ALU_operandB_alt3[4].DATAB
data_writeReg[4] => b_out_alt[4].DATAB
data_writeReg[5] => ALU_operandA_alt1[5].DATAB
data_writeReg[5] => ALU_operandB_alt3[5].DATAB
data_writeReg[5] => b_out_alt[5].DATAB
data_writeReg[6] => ALU_operandA_alt1[6].DATAB
data_writeReg[6] => ALU_operandB_alt3[6].DATAB
data_writeReg[6] => b_out_alt[6].DATAB
data_writeReg[7] => ALU_operandA_alt1[7].DATAB
data_writeReg[7] => ALU_operandB_alt3[7].DATAB
data_writeReg[7] => b_out_alt[7].DATAB
data_writeReg[8] => ALU_operandA_alt1[8].DATAB
data_writeReg[8] => ALU_operandB_alt3[8].DATAB
data_writeReg[8] => b_out_alt[8].DATAB
data_writeReg[9] => ALU_operandA_alt1[9].DATAB
data_writeReg[9] => ALU_operandB_alt3[9].DATAB
data_writeReg[9] => b_out_alt[9].DATAB
data_writeReg[10] => ALU_operandA_alt1[10].DATAB
data_writeReg[10] => ALU_operandB_alt3[10].DATAB
data_writeReg[10] => b_out_alt[10].DATAB
data_writeReg[11] => ALU_operandA_alt1[11].DATAB
data_writeReg[11] => ALU_operandB_alt3[11].DATAB
data_writeReg[11] => b_out_alt[11].DATAB
data_writeReg[12] => ALU_operandA_alt1[12].DATAB
data_writeReg[12] => ALU_operandB_alt3[12].DATAB
data_writeReg[12] => b_out_alt[12].DATAB
data_writeReg[13] => ALU_operandA_alt1[13].DATAB
data_writeReg[13] => ALU_operandB_alt3[13].DATAB
data_writeReg[13] => b_out_alt[13].DATAB
data_writeReg[14] => ALU_operandA_alt1[14].DATAB
data_writeReg[14] => ALU_operandB_alt3[14].DATAB
data_writeReg[14] => b_out_alt[14].DATAB
data_writeReg[15] => ALU_operandA_alt1[15].DATAB
data_writeReg[15] => ALU_operandB_alt3[15].DATAB
data_writeReg[15] => b_out_alt[15].DATAB
data_writeReg[16] => ALU_operandA_alt1[16].DATAB
data_writeReg[16] => ALU_operandB_alt3[16].DATAB
data_writeReg[16] => b_out_alt[16].DATAB
data_writeReg[17] => ALU_operandA_alt1[17].DATAB
data_writeReg[17] => ALU_operandB_alt3[17].DATAB
data_writeReg[17] => b_out_alt[17].DATAB
data_writeReg[18] => ALU_operandA_alt1[18].DATAB
data_writeReg[18] => ALU_operandB_alt3[18].DATAB
data_writeReg[18] => b_out_alt[18].DATAB
data_writeReg[19] => ALU_operandA_alt1[19].DATAB
data_writeReg[19] => ALU_operandB_alt3[19].DATAB
data_writeReg[19] => b_out_alt[19].DATAB
data_writeReg[20] => ALU_operandA_alt1[20].DATAB
data_writeReg[20] => ALU_operandB_alt3[20].DATAB
data_writeReg[20] => b_out_alt[20].DATAB
data_writeReg[21] => ALU_operandA_alt1[21].DATAB
data_writeReg[21] => ALU_operandB_alt3[21].DATAB
data_writeReg[21] => b_out_alt[21].DATAB
data_writeReg[22] => ALU_operandA_alt1[22].DATAB
data_writeReg[22] => ALU_operandB_alt3[22].DATAB
data_writeReg[22] => b_out_alt[22].DATAB
data_writeReg[23] => ALU_operandA_alt1[23].DATAB
data_writeReg[23] => ALU_operandB_alt3[23].DATAB
data_writeReg[23] => b_out_alt[23].DATAB
data_writeReg[24] => ALU_operandA_alt1[24].DATAB
data_writeReg[24] => ALU_operandB_alt3[24].DATAB
data_writeReg[24] => b_out_alt[24].DATAB
data_writeReg[25] => ALU_operandA_alt1[25].DATAB
data_writeReg[25] => ALU_operandB_alt3[25].DATAB
data_writeReg[25] => b_out_alt[25].DATAB
data_writeReg[26] => ALU_operandA_alt1[26].DATAB
data_writeReg[26] => ALU_operandB_alt3[26].DATAB
data_writeReg[26] => b_out_alt[26].DATAB
data_writeReg[27] => ALU_operandA_alt1[27].DATAB
data_writeReg[27] => ALU_operandB_alt3[27].DATAB
data_writeReg[27] => b_out_alt[27].DATAB
data_writeReg[28] => ALU_operandA_alt1[28].DATAB
data_writeReg[28] => ALU_operandB_alt3[28].DATAB
data_writeReg[28] => b_out_alt[28].DATAB
data_writeReg[29] => ALU_operandA_alt1[29].DATAB
data_writeReg[29] => ALU_operandB_alt3[29].DATAB
data_writeReg[29] => b_out_alt[29].DATAB
data_writeReg[30] => ALU_operandA_alt1[30].DATAB
data_writeReg[30] => ALU_operandB_alt3[30].DATAB
data_writeReg[30] => b_out_alt[30].DATAB
data_writeReg[31] => ALU_operandA_alt1[31].DATAB
data_writeReg[31] => ALU_operandB_alt3[31].DATAB
data_writeReg[31] => b_out_alt[31].DATAB
o_out[0] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[13] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[14] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[15] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[16] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[17] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[18] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[19] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[20] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[21] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[22] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[23] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[24] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[25] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[26] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[27] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[28] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[29] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[30] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[31] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
write_exception <= write_exception.DB_MAX_OUTPUT_PORT_TYPE
pc_in[0] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[1] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[2] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[3] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[4] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[5] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[6] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[7] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[8] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[9] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[10] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[11] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[12] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[13] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[14] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[15] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[16] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[17] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[18] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[19] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[20] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[21] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[22] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[23] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[24] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[25] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[26] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[27] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[28] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[29] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[30] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
pc_in[31] <= pc_in.DB_MAX_OUTPUT_PORT_TYPE
branched_jumped <= branched_jumped.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu
data_operandA[0] => data_operandA[0].IN6
data_operandA[1] => data_operandA[1].IN6
data_operandA[2] => data_operandA[2].IN6
data_operandA[3] => data_operandA[3].IN6
data_operandA[4] => data_operandA[4].IN6
data_operandA[5] => data_operandA[5].IN6
data_operandA[6] => data_operandA[6].IN6
data_operandA[7] => data_operandA[7].IN6
data_operandA[8] => data_operandA[8].IN6
data_operandA[9] => data_operandA[9].IN6
data_operandA[10] => data_operandA[10].IN6
data_operandA[11] => data_operandA[11].IN6
data_operandA[12] => data_operandA[12].IN6
data_operandA[13] => data_operandA[13].IN6
data_operandA[14] => data_operandA[14].IN6
data_operandA[15] => data_operandA[15].IN6
data_operandA[16] => data_operandA[16].IN6
data_operandA[17] => data_operandA[17].IN6
data_operandA[18] => data_operandA[18].IN6
data_operandA[19] => data_operandA[19].IN6
data_operandA[20] => data_operandA[20].IN6
data_operandA[21] => data_operandA[21].IN6
data_operandA[22] => data_operandA[22].IN6
data_operandA[23] => data_operandA[23].IN6
data_operandA[24] => data_operandA[24].IN6
data_operandA[25] => data_operandA[25].IN6
data_operandA[26] => data_operandA[26].IN6
data_operandA[27] => data_operandA[27].IN6
data_operandA[28] => data_operandA[28].IN6
data_operandA[29] => data_operandA[29].IN6
data_operandA[30] => data_operandA[30].IN6
data_operandA[31] => data_operandA[31].IN6
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN32
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN32
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN32
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN32
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN32
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux8_tristate:loop_alu[0].mymux.port2
data_result[1] <= mux8_tristate:loop_alu[1].mymux.port2
data_result[2] <= mux8_tristate:loop_alu[2].mymux.port2
data_result[3] <= mux8_tristate:loop_alu[3].mymux.port2
data_result[4] <= mux8_tristate:loop_alu[4].mymux.port2
data_result[5] <= mux8_tristate:loop_alu[5].mymux.port2
data_result[6] <= mux8_tristate:loop_alu[6].mymux.port2
data_result[7] <= mux8_tristate:loop_alu[7].mymux.port2
data_result[8] <= mux8_tristate:loop_alu[8].mymux.port2
data_result[9] <= mux8_tristate:loop_alu[9].mymux.port2
data_result[10] <= mux8_tristate:loop_alu[10].mymux.port2
data_result[11] <= mux8_tristate:loop_alu[11].mymux.port2
data_result[12] <= mux8_tristate:loop_alu[12].mymux.port2
data_result[13] <= mux8_tristate:loop_alu[13].mymux.port2
data_result[14] <= mux8_tristate:loop_alu[14].mymux.port2
data_result[15] <= mux8_tristate:loop_alu[15].mymux.port2
data_result[16] <= mux8_tristate:loop_alu[16].mymux.port2
data_result[17] <= mux8_tristate:loop_alu[17].mymux.port2
data_result[18] <= mux8_tristate:loop_alu[18].mymux.port2
data_result[19] <= mux8_tristate:loop_alu[19].mymux.port2
data_result[20] <= mux8_tristate:loop_alu[20].mymux.port2
data_result[21] <= mux8_tristate:loop_alu[21].mymux.port2
data_result[22] <= mux8_tristate:loop_alu[22].mymux.port2
data_result[23] <= mux8_tristate:loop_alu[23].mymux.port2
data_result[24] <= mux8_tristate:loop_alu[24].mymux.port2
data_result[25] <= mux8_tristate:loop_alu[25].mymux.port2
data_result[26] <= mux8_tristate:loop_alu[26].mymux.port2
data_result[27] <= mux8_tristate:loop_alu[27].mymux.port2
data_result[28] <= mux8_tristate:loop_alu[28].mymux.port2
data_result[29] <= mux8_tristate:loop_alu[29].mymux.port2
data_result[30] <= mux8_tristate:loop_alu[30].mymux.port2
data_result[31] <= mux8_tristate:loop_alu[31].mymux.port2
isNotEqual <= adder32:mysubber32.port5
isLessThan <= adder32:mysubber32.port6
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN1
sum[0] <= adder8:myadder8_0.port3
sum[1] <= adder8:myadder8_0.port3
sum[2] <= adder8:myadder8_0.port3
sum[3] <= adder8:myadder8_0.port3
sum[4] <= adder8:myadder8_0.port3
sum[5] <= adder8:myadder8_0.port3
sum[6] <= adder8:myadder8_0.port3
sum[7] <= adder8:myadder8_0.port3
sum[8] <= adder8:myadder8_8.port3
sum[9] <= adder8:myadder8_8.port3
sum[10] <= adder8:myadder8_8.port3
sum[11] <= adder8:myadder8_8.port3
sum[12] <= adder8:myadder8_8.port3
sum[13] <= adder8:myadder8_8.port3
sum[14] <= adder8:myadder8_8.port3
sum[15] <= adder8:myadder8_8.port3
sum[16] <= adder8:myadder8_16.port3
sum[17] <= adder8:myadder8_16.port3
sum[18] <= adder8:myadder8_16.port3
sum[19] <= adder8:myadder8_16.port3
sum[20] <= adder8:myadder8_16.port3
sum[21] <= adder8:myadder8_16.port3
sum[22] <= adder8:myadder8_16.port3
sum[23] <= adder8:myadder8_16.port3
sum[24] <= adder8:myadder8_24.port3
sum[25] <= adder8:myadder8_24.port3
sum[26] <= adder8:myadder8_24.port3
sum[27] <= adder8:myadder8_24.port3
sum[28] <= adder8:myadder8_24.port3
sum[29] <= adder8:myadder8_24.port3
sum[30] <= adder8:myadder8_24.port3
sum[31] <= adder8:myadder8_24.port3
overflow <= orovf.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xorLT.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_0|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_8|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_16|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:myadder32|adder8:myadder8_24|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN1
sum[0] <= adder8:myadder8_0.port3
sum[1] <= adder8:myadder8_0.port3
sum[2] <= adder8:myadder8_0.port3
sum[3] <= adder8:myadder8_0.port3
sum[4] <= adder8:myadder8_0.port3
sum[5] <= adder8:myadder8_0.port3
sum[6] <= adder8:myadder8_0.port3
sum[7] <= adder8:myadder8_0.port3
sum[8] <= adder8:myadder8_8.port3
sum[9] <= adder8:myadder8_8.port3
sum[10] <= adder8:myadder8_8.port3
sum[11] <= adder8:myadder8_8.port3
sum[12] <= adder8:myadder8_8.port3
sum[13] <= adder8:myadder8_8.port3
sum[14] <= adder8:myadder8_8.port3
sum[15] <= adder8:myadder8_8.port3
sum[16] <= adder8:myadder8_16.port3
sum[17] <= adder8:myadder8_16.port3
sum[18] <= adder8:myadder8_16.port3
sum[19] <= adder8:myadder8_16.port3
sum[20] <= adder8:myadder8_16.port3
sum[21] <= adder8:myadder8_16.port3
sum[22] <= adder8:myadder8_16.port3
sum[23] <= adder8:myadder8_16.port3
sum[24] <= adder8:myadder8_24.port3
sum[25] <= adder8:myadder8_24.port3
sum[26] <= adder8:myadder8_24.port3
sum[27] <= adder8:myadder8_24.port3
sum[28] <= adder8:myadder8_24.port3
sum[29] <= adder8:myadder8_24.port3
sum[30] <= adder8:myadder8_24.port3
sum[31] <= adder8:myadder8_24.port3
overflow <= orovf.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xorLT.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_0|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_8|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_16|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|adder32:mysubber32|adder8:myadder8_24|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|and32:myand32
x[0] => loop1[0].myand.IN0
x[1] => loop1[1].myand.IN0
x[2] => loop1[2].myand.IN0
x[3] => loop1[3].myand.IN0
x[4] => loop1[4].myand.IN0
x[5] => loop1[5].myand.IN0
x[6] => loop1[6].myand.IN0
x[7] => loop1[7].myand.IN0
x[8] => loop1[8].myand.IN0
x[9] => loop1[9].myand.IN0
x[10] => loop1[10].myand.IN0
x[11] => loop1[11].myand.IN0
x[12] => loop1[12].myand.IN0
x[13] => loop1[13].myand.IN0
x[14] => loop1[14].myand.IN0
x[15] => loop1[15].myand.IN0
x[16] => loop1[16].myand.IN0
x[17] => loop1[17].myand.IN0
x[18] => loop1[18].myand.IN0
x[19] => loop1[19].myand.IN0
x[20] => loop1[20].myand.IN0
x[21] => loop1[21].myand.IN0
x[22] => loop1[22].myand.IN0
x[23] => loop1[23].myand.IN0
x[24] => loop1[24].myand.IN0
x[25] => loop1[25].myand.IN0
x[26] => loop1[26].myand.IN0
x[27] => loop1[27].myand.IN0
x[28] => loop1[28].myand.IN0
x[29] => loop1[29].myand.IN0
x[30] => loop1[30].myand.IN0
x[31] => loop1[31].myand.IN0
y[0] => loop1[0].myand.IN1
y[1] => loop1[1].myand.IN1
y[2] => loop1[2].myand.IN1
y[3] => loop1[3].myand.IN1
y[4] => loop1[4].myand.IN1
y[5] => loop1[5].myand.IN1
y[6] => loop1[6].myand.IN1
y[7] => loop1[7].myand.IN1
y[8] => loop1[8].myand.IN1
y[9] => loop1[9].myand.IN1
y[10] => loop1[10].myand.IN1
y[11] => loop1[11].myand.IN1
y[12] => loop1[12].myand.IN1
y[13] => loop1[13].myand.IN1
y[14] => loop1[14].myand.IN1
y[15] => loop1[15].myand.IN1
y[16] => loop1[16].myand.IN1
y[17] => loop1[17].myand.IN1
y[18] => loop1[18].myand.IN1
y[19] => loop1[19].myand.IN1
y[20] => loop1[20].myand.IN1
y[21] => loop1[21].myand.IN1
y[22] => loop1[22].myand.IN1
y[23] => loop1[23].myand.IN1
y[24] => loop1[24].myand.IN1
y[25] => loop1[25].myand.IN1
y[26] => loop1[26].myand.IN1
y[27] => loop1[27].myand.IN1
y[28] => loop1[28].myand.IN1
y[29] => loop1[29].myand.IN1
y[30] => loop1[30].myand.IN1
y[31] => loop1[31].myand.IN1
out[0] <= loop1[0].myand.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop1[1].myand.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop1[2].myand.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop1[3].myand.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop1[4].myand.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop1[5].myand.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop1[6].myand.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop1[7].myand.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop1[8].myand.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop1[9].myand.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop1[10].myand.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop1[11].myand.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop1[12].myand.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop1[13].myand.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop1[14].myand.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop1[15].myand.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop1[16].myand.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop1[17].myand.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop1[18].myand.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop1[19].myand.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop1[20].myand.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop1[21].myand.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop1[22].myand.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop1[23].myand.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop1[24].myand.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop1[25].myand.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop1[26].myand.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop1[27].myand.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop1[28].myand.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop1[29].myand.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop1[30].myand.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop1[31].myand.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|or32:myor32
x[0] => loop1[0].myor.IN0
x[1] => loop1[1].myor.IN0
x[2] => loop1[2].myor.IN0
x[3] => loop1[3].myor.IN0
x[4] => loop1[4].myor.IN0
x[5] => loop1[5].myor.IN0
x[6] => loop1[6].myor.IN0
x[7] => loop1[7].myor.IN0
x[8] => loop1[8].myor.IN0
x[9] => loop1[9].myor.IN0
x[10] => loop1[10].myor.IN0
x[11] => loop1[11].myor.IN0
x[12] => loop1[12].myor.IN0
x[13] => loop1[13].myor.IN0
x[14] => loop1[14].myor.IN0
x[15] => loop1[15].myor.IN0
x[16] => loop1[16].myor.IN0
x[17] => loop1[17].myor.IN0
x[18] => loop1[18].myor.IN0
x[19] => loop1[19].myor.IN0
x[20] => loop1[20].myor.IN0
x[21] => loop1[21].myor.IN0
x[22] => loop1[22].myor.IN0
x[23] => loop1[23].myor.IN0
x[24] => loop1[24].myor.IN0
x[25] => loop1[25].myor.IN0
x[26] => loop1[26].myor.IN0
x[27] => loop1[27].myor.IN0
x[28] => loop1[28].myor.IN0
x[29] => loop1[29].myor.IN0
x[30] => loop1[30].myor.IN0
x[31] => loop1[31].myor.IN0
y[0] => loop1[0].myor.IN1
y[1] => loop1[1].myor.IN1
y[2] => loop1[2].myor.IN1
y[3] => loop1[3].myor.IN1
y[4] => loop1[4].myor.IN1
y[5] => loop1[5].myor.IN1
y[6] => loop1[6].myor.IN1
y[7] => loop1[7].myor.IN1
y[8] => loop1[8].myor.IN1
y[9] => loop1[9].myor.IN1
y[10] => loop1[10].myor.IN1
y[11] => loop1[11].myor.IN1
y[12] => loop1[12].myor.IN1
y[13] => loop1[13].myor.IN1
y[14] => loop1[14].myor.IN1
y[15] => loop1[15].myor.IN1
y[16] => loop1[16].myor.IN1
y[17] => loop1[17].myor.IN1
y[18] => loop1[18].myor.IN1
y[19] => loop1[19].myor.IN1
y[20] => loop1[20].myor.IN1
y[21] => loop1[21].myor.IN1
y[22] => loop1[22].myor.IN1
y[23] => loop1[23].myor.IN1
y[24] => loop1[24].myor.IN1
y[25] => loop1[25].myor.IN1
y[26] => loop1[26].myor.IN1
y[27] => loop1[27].myor.IN1
y[28] => loop1[28].myor.IN1
y[29] => loop1[29].myor.IN1
y[30] => loop1[30].myor.IN1
y[31] => loop1[31].myor.IN1
out[0] <= loop1[0].myor.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop1[1].myor.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop1[2].myor.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop1[3].myor.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop1[4].myor.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop1[5].myor.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop1[6].myor.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop1[7].myor.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop1[8].myor.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop1[9].myor.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop1[10].myor.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop1[11].myor.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop1[12].myor.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop1[13].myor.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop1[14].myor.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop1[15].myor.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop1[16].myor.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop1[17].myor.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop1[18].myor.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop1[19].myor.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop1[20].myor.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop1[21].myor.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop1[22].myor.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop1[23].myor.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop1[24].myor.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop1[25].myor.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop1[26].myor.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop1[27].myor.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop1[28].myor.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop1[29].myor.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop1[30].myor.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop1[31].myor.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sll:mysll
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
shiftamt[0] => shiftamt[0].IN1
shiftamt[1] => shiftamt[1].IN1
shiftamt[2] => shiftamt[2].IN1
shiftamt[3] => shiftamt[3].IN1
shiftamt[4] => shiftamt[4].IN1
out[0] <= sll1:mysll1.port2
out[1] <= sll1:mysll1.port2
out[2] <= sll1:mysll1.port2
out[3] <= sll1:mysll1.port2
out[4] <= sll1:mysll1.port2
out[5] <= sll1:mysll1.port2
out[6] <= sll1:mysll1.port2
out[7] <= sll1:mysll1.port2
out[8] <= sll1:mysll1.port2
out[9] <= sll1:mysll1.port2
out[10] <= sll1:mysll1.port2
out[11] <= sll1:mysll1.port2
out[12] <= sll1:mysll1.port2
out[13] <= sll1:mysll1.port2
out[14] <= sll1:mysll1.port2
out[15] <= sll1:mysll1.port2
out[16] <= sll1:mysll1.port2
out[17] <= sll1:mysll1.port2
out[18] <= sll1:mysll1.port2
out[19] <= sll1:mysll1.port2
out[20] <= sll1:mysll1.port2
out[21] <= sll1:mysll1.port2
out[22] <= sll1:mysll1.port2
out[23] <= sll1:mysll1.port2
out[24] <= sll1:mysll1.port2
out[25] <= sll1:mysll1.port2
out[26] <= sll1:mysll1.port2
out[27] <= sll1:mysll1.port2
out[28] <= sll1:mysll1.port2
out[29] <= sll1:mysll1.port2
out[30] <= sll1:mysll1.port2
out[31] <= sll1:mysll1.port2


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sll:mysll|sll16:mysll16
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAB
in[5] => out.DATAA
in[6] => out.DATAB
in[6] => out.DATAA
in[7] => out.DATAB
in[7] => out.DATAA
in[8] => out.DATAB
in[8] => out.DATAA
in[9] => out.DATAB
in[9] => out.DATAA
in[10] => out.DATAB
in[10] => out.DATAA
in[11] => out.DATAB
in[11] => out.DATAA
in[12] => out.DATAB
in[12] => out.DATAA
in[13] => out.DATAB
in[13] => out.DATAA
in[14] => out.DATAB
in[14] => out.DATAA
in[15] => out.DATAB
in[15] => out.DATAA
in[16] => out.DATAA
in[17] => out.DATAA
in[18] => out.DATAA
in[19] => out.DATAA
in[20] => out.DATAA
in[21] => out.DATAA
in[22] => out.DATAA
in[23] => out.DATAA
in[24] => out.DATAA
in[25] => out.DATAA
in[26] => out.DATAA
in[27] => out.DATAA
in[28] => out.DATAA
in[29] => out.DATAA
in[30] => out.DATAA
in[31] => out.DATAA
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sll:mysll|sll8:mysll8
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAB
in[5] => out.DATAA
in[6] => out.DATAB
in[6] => out.DATAA
in[7] => out.DATAB
in[7] => out.DATAA
in[8] => out.DATAA
in[8] => out.DATAB
in[9] => out.DATAA
in[9] => out.DATAB
in[10] => out.DATAA
in[10] => out.DATAB
in[11] => out.DATAA
in[11] => out.DATAB
in[12] => out.DATAA
in[12] => out.DATAB
in[13] => out.DATAA
in[13] => out.DATAB
in[14] => out.DATAA
in[14] => out.DATAB
in[15] => out.DATAA
in[15] => out.DATAB
in[16] => out.DATAA
in[16] => out.DATAB
in[17] => out.DATAA
in[17] => out.DATAB
in[18] => out.DATAA
in[18] => out.DATAB
in[19] => out.DATAA
in[19] => out.DATAB
in[20] => out.DATAA
in[20] => out.DATAB
in[21] => out.DATAA
in[21] => out.DATAB
in[22] => out.DATAA
in[22] => out.DATAB
in[23] => out.DATAA
in[23] => out.DATAB
in[24] => out.DATAA
in[25] => out.DATAA
in[26] => out.DATAA
in[27] => out.DATAA
in[28] => out.DATAA
in[29] => out.DATAA
in[30] => out.DATAA
in[31] => out.DATAA
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sll:mysll|sll4:mysll4
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAA
in[4] => out.DATAB
in[5] => out.DATAA
in[5] => out.DATAB
in[6] => out.DATAA
in[6] => out.DATAB
in[7] => out.DATAA
in[7] => out.DATAB
in[8] => out.DATAA
in[8] => out.DATAB
in[9] => out.DATAA
in[9] => out.DATAB
in[10] => out.DATAA
in[10] => out.DATAB
in[11] => out.DATAA
in[11] => out.DATAB
in[12] => out.DATAA
in[12] => out.DATAB
in[13] => out.DATAA
in[13] => out.DATAB
in[14] => out.DATAA
in[14] => out.DATAB
in[15] => out.DATAA
in[15] => out.DATAB
in[16] => out.DATAA
in[16] => out.DATAB
in[17] => out.DATAA
in[17] => out.DATAB
in[18] => out.DATAA
in[18] => out.DATAB
in[19] => out.DATAA
in[19] => out.DATAB
in[20] => out.DATAA
in[20] => out.DATAB
in[21] => out.DATAA
in[21] => out.DATAB
in[22] => out.DATAA
in[22] => out.DATAB
in[23] => out.DATAA
in[23] => out.DATAB
in[24] => out.DATAA
in[24] => out.DATAB
in[25] => out.DATAA
in[25] => out.DATAB
in[26] => out.DATAA
in[26] => out.DATAB
in[27] => out.DATAA
in[27] => out.DATAB
in[28] => out.DATAA
in[29] => out.DATAA
in[30] => out.DATAA
in[31] => out.DATAA
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sll:mysll|sll2:mysll2
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAA
in[2] => out.DATAB
in[3] => out.DATAA
in[3] => out.DATAB
in[4] => out.DATAA
in[4] => out.DATAB
in[5] => out.DATAA
in[5] => out.DATAB
in[6] => out.DATAA
in[6] => out.DATAB
in[7] => out.DATAA
in[7] => out.DATAB
in[8] => out.DATAA
in[8] => out.DATAB
in[9] => out.DATAA
in[9] => out.DATAB
in[10] => out.DATAA
in[10] => out.DATAB
in[11] => out.DATAA
in[11] => out.DATAB
in[12] => out.DATAA
in[12] => out.DATAB
in[13] => out.DATAA
in[13] => out.DATAB
in[14] => out.DATAA
in[14] => out.DATAB
in[15] => out.DATAA
in[15] => out.DATAB
in[16] => out.DATAA
in[16] => out.DATAB
in[17] => out.DATAA
in[17] => out.DATAB
in[18] => out.DATAA
in[18] => out.DATAB
in[19] => out.DATAA
in[19] => out.DATAB
in[20] => out.DATAA
in[20] => out.DATAB
in[21] => out.DATAA
in[21] => out.DATAB
in[22] => out.DATAA
in[22] => out.DATAB
in[23] => out.DATAA
in[23] => out.DATAB
in[24] => out.DATAA
in[24] => out.DATAB
in[25] => out.DATAA
in[25] => out.DATAB
in[26] => out.DATAA
in[26] => out.DATAB
in[27] => out.DATAA
in[27] => out.DATAB
in[28] => out.DATAA
in[28] => out.DATAB
in[29] => out.DATAA
in[29] => out.DATAB
in[30] => out.DATAA
in[31] => out.DATAA
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sll:mysll|sll1:mysll1
in[0] => out.DATAB
in[0] => out.DATAA
in[1] => out.DATAA
in[1] => out.DATAB
in[2] => out.DATAA
in[2] => out.DATAB
in[3] => out.DATAA
in[3] => out.DATAB
in[4] => out.DATAA
in[4] => out.DATAB
in[5] => out.DATAA
in[5] => out.DATAB
in[6] => out.DATAA
in[6] => out.DATAB
in[7] => out.DATAA
in[7] => out.DATAB
in[8] => out.DATAA
in[8] => out.DATAB
in[9] => out.DATAA
in[9] => out.DATAB
in[10] => out.DATAA
in[10] => out.DATAB
in[11] => out.DATAA
in[11] => out.DATAB
in[12] => out.DATAA
in[12] => out.DATAB
in[13] => out.DATAA
in[13] => out.DATAB
in[14] => out.DATAA
in[14] => out.DATAB
in[15] => out.DATAA
in[15] => out.DATAB
in[16] => out.DATAA
in[16] => out.DATAB
in[17] => out.DATAA
in[17] => out.DATAB
in[18] => out.DATAA
in[18] => out.DATAB
in[19] => out.DATAA
in[19] => out.DATAB
in[20] => out.DATAA
in[20] => out.DATAB
in[21] => out.DATAA
in[21] => out.DATAB
in[22] => out.DATAA
in[22] => out.DATAB
in[23] => out.DATAA
in[23] => out.DATAB
in[24] => out.DATAA
in[24] => out.DATAB
in[25] => out.DATAA
in[25] => out.DATAB
in[26] => out.DATAA
in[26] => out.DATAB
in[27] => out.DATAA
in[27] => out.DATAB
in[28] => out.DATAA
in[28] => out.DATAB
in[29] => out.DATAA
in[29] => out.DATAB
in[30] => out.DATAA
in[30] => out.DATAB
in[31] => out.DATAA
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sra:mysra
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
shiftamt[0] => shiftamt[0].IN1
shiftamt[1] => shiftamt[1].IN1
shiftamt[2] => shiftamt[2].IN1
shiftamt[3] => shiftamt[3].IN1
shiftamt[4] => shiftamt[4].IN1
out[0] <= sra1:mysra1.port2
out[1] <= sra1:mysra1.port2
out[2] <= sra1:mysra1.port2
out[3] <= sra1:mysra1.port2
out[4] <= sra1:mysra1.port2
out[5] <= sra1:mysra1.port2
out[6] <= sra1:mysra1.port2
out[7] <= sra1:mysra1.port2
out[8] <= sra1:mysra1.port2
out[9] <= sra1:mysra1.port2
out[10] <= sra1:mysra1.port2
out[11] <= sra1:mysra1.port2
out[12] <= sra1:mysra1.port2
out[13] <= sra1:mysra1.port2
out[14] <= sra1:mysra1.port2
out[15] <= sra1:mysra1.port2
out[16] <= sra1:mysra1.port2
out[17] <= sra1:mysra1.port2
out[18] <= sra1:mysra1.port2
out[19] <= sra1:mysra1.port2
out[20] <= sra1:mysra1.port2
out[21] <= sra1:mysra1.port2
out[22] <= sra1:mysra1.port2
out[23] <= sra1:mysra1.port2
out[24] <= sra1:mysra1.port2
out[25] <= sra1:mysra1.port2
out[26] <= sra1:mysra1.port2
out[27] <= sra1:mysra1.port2
out[28] <= sra1:mysra1.port2
out[29] <= sra1:mysra1.port2
out[30] <= sra1:mysra1.port2
out[31] <= sra1:mysra1.port2


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sra:mysra|sra16:mysra16
in[0] => out.DATAA
in[1] => out.DATAA
in[2] => out.DATAA
in[3] => out.DATAA
in[4] => out.DATAA
in[5] => out.DATAA
in[6] => out.DATAA
in[7] => out.DATAA
in[8] => out.DATAA
in[9] => out.DATAA
in[10] => out.DATAA
in[11] => out.DATAA
in[12] => out.DATAA
in[13] => out.DATAA
in[14] => out.DATAA
in[15] => out.DATAA
in[16] => out.DATAB
in[16] => out.DATAA
in[17] => out.DATAB
in[17] => out.DATAA
in[18] => out.DATAB
in[18] => out.DATAA
in[19] => out.DATAB
in[19] => out.DATAA
in[20] => out.DATAB
in[20] => out.DATAA
in[21] => out.DATAB
in[21] => out.DATAA
in[22] => out.DATAB
in[22] => out.DATAA
in[23] => out.DATAB
in[23] => out.DATAA
in[24] => out.DATAB
in[24] => out.DATAA
in[25] => out.DATAB
in[25] => out.DATAA
in[26] => out.DATAB
in[26] => out.DATAA
in[27] => out.DATAB
in[27] => out.DATAA
in[28] => out.DATAB
in[28] => out.DATAA
in[29] => out.DATAB
in[29] => out.DATAA
in[30] => out.DATAB
in[30] => out.DATAA
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out[31].DATAIN
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sra:mysra|sra8:mysra8
in[0] => out.DATAA
in[1] => out.DATAA
in[2] => out.DATAA
in[3] => out.DATAA
in[4] => out.DATAA
in[5] => out.DATAA
in[6] => out.DATAA
in[7] => out.DATAA
in[8] => out.DATAB
in[8] => out.DATAA
in[9] => out.DATAB
in[9] => out.DATAA
in[10] => out.DATAB
in[10] => out.DATAA
in[11] => out.DATAB
in[11] => out.DATAA
in[12] => out.DATAB
in[12] => out.DATAA
in[13] => out.DATAB
in[13] => out.DATAA
in[14] => out.DATAB
in[14] => out.DATAA
in[15] => out.DATAB
in[15] => out.DATAA
in[16] => out.DATAB
in[16] => out.DATAA
in[17] => out.DATAB
in[17] => out.DATAA
in[18] => out.DATAB
in[18] => out.DATAA
in[19] => out.DATAB
in[19] => out.DATAA
in[20] => out.DATAB
in[20] => out.DATAA
in[21] => out.DATAB
in[21] => out.DATAA
in[22] => out.DATAB
in[22] => out.DATAA
in[23] => out.DATAB
in[23] => out.DATAA
in[24] => out.DATAB
in[24] => out.DATAA
in[25] => out.DATAB
in[25] => out.DATAA
in[26] => out.DATAB
in[26] => out.DATAA
in[27] => out.DATAB
in[27] => out.DATAA
in[28] => out.DATAB
in[28] => out.DATAA
in[29] => out.DATAB
in[29] => out.DATAA
in[30] => out.DATAB
in[30] => out.DATAA
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out[31].DATAIN
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sra:mysra|sra4:mysra4
in[0] => out.DATAA
in[1] => out.DATAA
in[2] => out.DATAA
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAB
in[5] => out.DATAA
in[6] => out.DATAB
in[6] => out.DATAA
in[7] => out.DATAB
in[7] => out.DATAA
in[8] => out.DATAB
in[8] => out.DATAA
in[9] => out.DATAB
in[9] => out.DATAA
in[10] => out.DATAB
in[10] => out.DATAA
in[11] => out.DATAB
in[11] => out.DATAA
in[12] => out.DATAB
in[12] => out.DATAA
in[13] => out.DATAB
in[13] => out.DATAA
in[14] => out.DATAB
in[14] => out.DATAA
in[15] => out.DATAB
in[15] => out.DATAA
in[16] => out.DATAB
in[16] => out.DATAA
in[17] => out.DATAB
in[17] => out.DATAA
in[18] => out.DATAB
in[18] => out.DATAA
in[19] => out.DATAB
in[19] => out.DATAA
in[20] => out.DATAB
in[20] => out.DATAA
in[21] => out.DATAB
in[21] => out.DATAA
in[22] => out.DATAB
in[22] => out.DATAA
in[23] => out.DATAB
in[23] => out.DATAA
in[24] => out.DATAB
in[24] => out.DATAA
in[25] => out.DATAB
in[25] => out.DATAA
in[26] => out.DATAB
in[26] => out.DATAA
in[27] => out.DATAB
in[27] => out.DATAA
in[28] => out.DATAB
in[28] => out.DATAA
in[29] => out.DATAB
in[29] => out.DATAA
in[30] => out.DATAB
in[30] => out.DATAA
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out[31].DATAIN
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sra:mysra|sra2:mysra2
in[0] => out.DATAA
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAB
in[5] => out.DATAA
in[6] => out.DATAB
in[6] => out.DATAA
in[7] => out.DATAB
in[7] => out.DATAA
in[8] => out.DATAB
in[8] => out.DATAA
in[9] => out.DATAB
in[9] => out.DATAA
in[10] => out.DATAB
in[10] => out.DATAA
in[11] => out.DATAB
in[11] => out.DATAA
in[12] => out.DATAB
in[12] => out.DATAA
in[13] => out.DATAB
in[13] => out.DATAA
in[14] => out.DATAB
in[14] => out.DATAA
in[15] => out.DATAB
in[15] => out.DATAA
in[16] => out.DATAB
in[16] => out.DATAA
in[17] => out.DATAB
in[17] => out.DATAA
in[18] => out.DATAB
in[18] => out.DATAA
in[19] => out.DATAB
in[19] => out.DATAA
in[20] => out.DATAB
in[20] => out.DATAA
in[21] => out.DATAB
in[21] => out.DATAA
in[22] => out.DATAB
in[22] => out.DATAA
in[23] => out.DATAB
in[23] => out.DATAA
in[24] => out.DATAB
in[24] => out.DATAA
in[25] => out.DATAB
in[25] => out.DATAA
in[26] => out.DATAB
in[26] => out.DATAA
in[27] => out.DATAB
in[27] => out.DATAA
in[28] => out.DATAB
in[28] => out.DATAA
in[29] => out.DATAB
in[29] => out.DATAA
in[30] => out.DATAB
in[30] => out.DATAA
in[31] => out.DATAB
in[31] => out.DATAB
in[31] => out[31].DATAIN
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|sra:mysra|sra1:mysra1
in[0] => out.DATAA
in[1] => out.DATAB
in[1] => out.DATAA
in[2] => out.DATAB
in[2] => out.DATAA
in[3] => out.DATAB
in[3] => out.DATAA
in[4] => out.DATAB
in[4] => out.DATAA
in[5] => out.DATAB
in[5] => out.DATAA
in[6] => out.DATAB
in[6] => out.DATAA
in[7] => out.DATAB
in[7] => out.DATAA
in[8] => out.DATAB
in[8] => out.DATAA
in[9] => out.DATAB
in[9] => out.DATAA
in[10] => out.DATAB
in[10] => out.DATAA
in[11] => out.DATAB
in[11] => out.DATAA
in[12] => out.DATAB
in[12] => out.DATAA
in[13] => out.DATAB
in[13] => out.DATAA
in[14] => out.DATAB
in[14] => out.DATAA
in[15] => out.DATAB
in[15] => out.DATAA
in[16] => out.DATAB
in[16] => out.DATAA
in[17] => out.DATAB
in[17] => out.DATAA
in[18] => out.DATAB
in[18] => out.DATAA
in[19] => out.DATAB
in[19] => out.DATAA
in[20] => out.DATAB
in[20] => out.DATAA
in[21] => out.DATAB
in[21] => out.DATAA
in[22] => out.DATAB
in[22] => out.DATAA
in[23] => out.DATAB
in[23] => out.DATAA
in[24] => out.DATAB
in[24] => out.DATAA
in[25] => out.DATAB
in[25] => out.DATAA
in[26] => out.DATAB
in[26] => out.DATAA
in[27] => out.DATAB
in[27] => out.DATAA
in[28] => out.DATAB
in[28] => out.DATAA
in[29] => out.DATAB
in[29] => out.DATAA
in[30] => out.DATAB
in[30] => out.DATAA
in[31] => out.DATAB
in[31] => out[31].DATAIN
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
ena => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[0].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[1].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[2].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[3].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[4].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[5].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[6].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[7].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[8].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[9].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[10].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[11].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[12].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[13].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[14].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[15].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[16].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[17].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[18].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[19].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[20].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[21].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[22].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[23].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[24].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[25].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[26].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[27].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[28].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[29].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[30].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
ALUopcode[0] => ALUopcode[0].IN1
ALUopcode[1] => ALUopcode[1].IN1
ALUopcode[2] => ALUopcode[2].IN1
ALUopcode[3] => ~NO_FANOUT~
ALUopcode[4] => ~NO_FANOUT~
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux|decoder3to8:mydecoder
select[0] => and1.IN0
select[0] => and3.IN0
select[0] => and5.IN0
select[0] => and7.IN0
select[0] => and6.IN0
select[0] => and4.IN0
select[0] => and2.IN0
select[0] => and0.IN0
select[1] => and2.IN1
select[1] => and3.IN1
select[1] => and6.IN1
select[1] => and7.IN1
select[1] => and5.IN1
select[1] => and4.IN1
select[1] => and1.IN1
select[1] => and0.IN1
select[2] => and4.IN2
select[2] => and5.IN2
select[2] => and6.IN2
select[2] => and7.IN2
select[2] => and3.IN2
select[2] => and2.IN2
select[2] => and1.IN2
select[2] => and0.IN2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux|tristate_buffer:loop_blah[0].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux|tristate_buffer:loop_blah[1].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux|tristate_buffer:loop_blah[2].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux|tristate_buffer:loop_blah[3].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux|tristate_buffer:loop_blah[4].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|alu:my_alu|mux8_tristate:loop_alu[31].mymux|tristate_buffer:loop_blah[5].mytb
in => out.DATAIN
ena => out.OE
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|signextender_16to32:my_se
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[16] => out[31].DATAIN
in[16] => out[30].DATAIN
in[16] => out[29].DATAIN
in[16] => out[28].DATAIN
in[16] => out[27].DATAIN
in[16] => out[26].DATAIN
in[16] => out[25].DATAIN
in[16] => out[24].DATAIN
in[16] => out[23].DATAIN
in[16] => out[22].DATAIN
in[16] => out[21].DATAIN
in[16] => out[20].DATAIN
in[16] => out[19].DATAIN
in[16] => out[18].DATAIN
in[16] => out[17].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[16].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|random32:my_random32
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[14]~reg0.CLK
clock => data[15]~reg0.CLK
clock => data[16]~reg0.CLK
clock => data[17]~reg0.CLK
clock => data[18]~reg0.CLK
clock => data[19]~reg0.CLK
clock => data[20]~reg0.CLK
clock => data[21]~reg0.CLK
clock => data[22]~reg0.CLK
clock => data[23]~reg0.CLK
clock => data[24]~reg0.CLK
clock => data[25]~reg0.CLK
clock => data[26]~reg0.CLK
clock => data[27]~reg0.CLK
clock => data[28]~reg0.CLK
clock => data[29]~reg0.CLK
clock => data[30]~reg0.CLK
clock => data[31]~reg0.CLK
reset => data[0]~reg0.PRESET
reset => data[1]~reg0.PRESET
reset => data[2]~reg0.PRESET
reset => data[3]~reg0.PRESET
reset => data[4]~reg0.PRESET
reset => data[5]~reg0.PRESET
reset => data[6]~reg0.PRESET
reset => data[7]~reg0.PRESET
reset => data[8]~reg0.PRESET
reset => data[9]~reg0.PRESET
reset => data[10]~reg0.PRESET
reset => data[11]~reg0.PRESET
reset => data[12]~reg0.PRESET
reset => data[13]~reg0.PRESET
reset => data[14]~reg0.PRESET
reset => data[15]~reg0.PRESET
reset => data[16]~reg0.PRESET
reset => data[17]~reg0.PRESET
reset => data[18]~reg0.PRESET
reset => data[19]~reg0.PRESET
reset => data[20]~reg0.PRESET
reset => data[21]~reg0.PRESET
reset => data[22]~reg0.PRESET
reset => data[23]~reg0.PRESET
reset => data[24]~reg0.ACLR
reset => data[25]~reg0.ACLR
reset => data[26]~reg0.ACLR
reset => data[27]~reg0.ACLR
reset => data[28]~reg0.ACLR
reset => data[29]~reg0.ACLR
reset => data[30]~reg0.ACLR
reset => data[31]~reg0.ACLR
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN1
sum[0] <= adder8:myadder8_0.port3
sum[1] <= adder8:myadder8_0.port3
sum[2] <= adder8:myadder8_0.port3
sum[3] <= adder8:myadder8_0.port3
sum[4] <= adder8:myadder8_0.port3
sum[5] <= adder8:myadder8_0.port3
sum[6] <= adder8:myadder8_0.port3
sum[7] <= adder8:myadder8_0.port3
sum[8] <= adder8:myadder8_8.port3
sum[9] <= adder8:myadder8_8.port3
sum[10] <= adder8:myadder8_8.port3
sum[11] <= adder8:myadder8_8.port3
sum[12] <= adder8:myadder8_8.port3
sum[13] <= adder8:myadder8_8.port3
sum[14] <= adder8:myadder8_8.port3
sum[15] <= adder8:myadder8_8.port3
sum[16] <= adder8:myadder8_16.port3
sum[17] <= adder8:myadder8_16.port3
sum[18] <= adder8:myadder8_16.port3
sum[19] <= adder8:myadder8_16.port3
sum[20] <= adder8:myadder8_16.port3
sum[21] <= adder8:myadder8_16.port3
sum[22] <= adder8:myadder8_16.port3
sum[23] <= adder8:myadder8_16.port3
sum[24] <= adder8:myadder8_24.port3
sum[25] <= adder8:myadder8_24.port3
sum[26] <= adder8:myadder8_24.port3
sum[27] <= adder8:myadder8_24.port3
sum[28] <= adder8:myadder8_24.port3
sum[29] <= adder8:myadder8_24.port3
sum[30] <= adder8:myadder8_24.port3
sum[31] <= adder8:myadder8_24.port3
overflow <= orovf.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xorLT.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_0|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_8|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_16|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => c[0].IN1
sum[0] <= adder1:loop2[0].myadder1.port3
sum[1] <= adder1:loop2[1].myadder1.port3
sum[2] <= adder1:loop2[2].myadder1.port3
sum[3] <= adder1:loop2[3].myadder1.port3
sum[4] <= adder1:loop2[4].myadder1.port3
sum[5] <= adder1:loop2[5].myadder1.port3
sum[6] <= adder1:loop2[6].myadder1.port3
sum[7] <= adder1:loop2[7].myadder1.port3
P0 <= andP0.DB_MAX_OUTPUT_PORT_TYPE
G0 <= orG0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[0].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[1].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[2].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[3].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[4].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[5].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[6].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_execute:execute|adder32:my_adder32|adder8:myadder8_24|adder1:loop2[7].myadder1
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1
sum <= xor2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm
clock => clock.IN4
reset => reset.IN4
enable => enable.IN4
write_exception_in => write_exception_in.IN1
write_exception_out <= dflipflop:my_dffe.port4
insn_in[0] => insn_in[0].IN1
insn_in[1] => insn_in[1].IN1
insn_in[2] => insn_in[2].IN1
insn_in[3] => insn_in[3].IN1
insn_in[4] => insn_in[4].IN1
insn_in[5] => insn_in[5].IN1
insn_in[6] => insn_in[6].IN1
insn_in[7] => insn_in[7].IN1
insn_in[8] => insn_in[8].IN1
insn_in[9] => insn_in[9].IN1
insn_in[10] => insn_in[10].IN1
insn_in[11] => insn_in[11].IN1
insn_in[12] => insn_in[12].IN1
insn_in[13] => insn_in[13].IN1
insn_in[14] => insn_in[14].IN1
insn_in[15] => insn_in[15].IN1
insn_in[16] => insn_in[16].IN1
insn_in[17] => insn_in[17].IN1
insn_in[18] => insn_in[18].IN1
insn_in[19] => insn_in[19].IN1
insn_in[20] => insn_in[20].IN1
insn_in[21] => insn_in[21].IN1
insn_in[22] => insn_in[22].IN1
insn_in[23] => insn_in[23].IN1
insn_in[24] => insn_in[24].IN1
insn_in[25] => insn_in[25].IN1
insn_in[26] => insn_in[26].IN1
insn_in[27] => insn_in[27].IN1
insn_in[28] => insn_in[28].IN1
insn_in[29] => insn_in[29].IN1
insn_in[30] => insn_in[30].IN1
insn_in[31] => insn_in[31].IN1
insn_out[0] <= reg32:pc_insn.port4
insn_out[1] <= reg32:pc_insn.port4
insn_out[2] <= reg32:pc_insn.port4
insn_out[3] <= reg32:pc_insn.port4
insn_out[4] <= reg32:pc_insn.port4
insn_out[5] <= reg32:pc_insn.port4
insn_out[6] <= reg32:pc_insn.port4
insn_out[7] <= reg32:pc_insn.port4
insn_out[8] <= reg32:pc_insn.port4
insn_out[9] <= reg32:pc_insn.port4
insn_out[10] <= reg32:pc_insn.port4
insn_out[11] <= reg32:pc_insn.port4
insn_out[12] <= reg32:pc_insn.port4
insn_out[13] <= reg32:pc_insn.port4
insn_out[14] <= reg32:pc_insn.port4
insn_out[15] <= reg32:pc_insn.port4
insn_out[16] <= reg32:pc_insn.port4
insn_out[17] <= reg32:pc_insn.port4
insn_out[18] <= reg32:pc_insn.port4
insn_out[19] <= reg32:pc_insn.port4
insn_out[20] <= reg32:pc_insn.port4
insn_out[21] <= reg32:pc_insn.port4
insn_out[22] <= reg32:pc_insn.port4
insn_out[23] <= reg32:pc_insn.port4
insn_out[24] <= reg32:pc_insn.port4
insn_out[25] <= reg32:pc_insn.port4
insn_out[26] <= reg32:pc_insn.port4
insn_out[27] <= reg32:pc_insn.port4
insn_out[28] <= reg32:pc_insn.port4
insn_out[29] <= reg32:pc_insn.port4
insn_out[30] <= reg32:pc_insn.port4
insn_out[31] <= reg32:pc_insn.port4
o_in[0] => o_in[0].IN1
o_in[1] => o_in[1].IN1
o_in[2] => o_in[2].IN1
o_in[3] => o_in[3].IN1
o_in[4] => o_in[4].IN1
o_in[5] => o_in[5].IN1
o_in[6] => o_in[6].IN1
o_in[7] => o_in[7].IN1
o_in[8] => o_in[8].IN1
o_in[9] => o_in[9].IN1
o_in[10] => o_in[10].IN1
o_in[11] => o_in[11].IN1
o_in[12] => o_in[12].IN1
o_in[13] => o_in[13].IN1
o_in[14] => o_in[14].IN1
o_in[15] => o_in[15].IN1
o_in[16] => o_in[16].IN1
o_in[17] => o_in[17].IN1
o_in[18] => o_in[18].IN1
o_in[19] => o_in[19].IN1
o_in[20] => o_in[20].IN1
o_in[21] => o_in[21].IN1
o_in[22] => o_in[22].IN1
o_in[23] => o_in[23].IN1
o_in[24] => o_in[24].IN1
o_in[25] => o_in[25].IN1
o_in[26] => o_in[26].IN1
o_in[27] => o_in[27].IN1
o_in[28] => o_in[28].IN1
o_in[29] => o_in[29].IN1
o_in[30] => o_in[30].IN1
o_in[31] => o_in[31].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
b_in[8] => b_in[8].IN1
b_in[9] => b_in[9].IN1
b_in[10] => b_in[10].IN1
b_in[11] => b_in[11].IN1
b_in[12] => b_in[12].IN1
b_in[13] => b_in[13].IN1
b_in[14] => b_in[14].IN1
b_in[15] => b_in[15].IN1
b_in[16] => b_in[16].IN1
b_in[17] => b_in[17].IN1
b_in[18] => b_in[18].IN1
b_in[19] => b_in[19].IN1
b_in[20] => b_in[20].IN1
b_in[21] => b_in[21].IN1
b_in[22] => b_in[22].IN1
b_in[23] => b_in[23].IN1
b_in[24] => b_in[24].IN1
b_in[25] => b_in[25].IN1
b_in[26] => b_in[26].IN1
b_in[27] => b_in[27].IN1
b_in[28] => b_in[28].IN1
b_in[29] => b_in[29].IN1
b_in[30] => b_in[30].IN1
b_in[31] => b_in[31].IN1
o_out[0] <= reg32:o.port4
o_out[1] <= reg32:o.port4
o_out[2] <= reg32:o.port4
o_out[3] <= reg32:o.port4
o_out[4] <= reg32:o.port4
o_out[5] <= reg32:o.port4
o_out[6] <= reg32:o.port4
o_out[7] <= reg32:o.port4
o_out[8] <= reg32:o.port4
o_out[9] <= reg32:o.port4
o_out[10] <= reg32:o.port4
o_out[11] <= reg32:o.port4
o_out[12] <= reg32:o.port4
o_out[13] <= reg32:o.port4
o_out[14] <= reg32:o.port4
o_out[15] <= reg32:o.port4
o_out[16] <= reg32:o.port4
o_out[17] <= reg32:o.port4
o_out[18] <= reg32:o.port4
o_out[19] <= reg32:o.port4
o_out[20] <= reg32:o.port4
o_out[21] <= reg32:o.port4
o_out[22] <= reg32:o.port4
o_out[23] <= reg32:o.port4
o_out[24] <= reg32:o.port4
o_out[25] <= reg32:o.port4
o_out[26] <= reg32:o.port4
o_out[27] <= reg32:o.port4
o_out[28] <= reg32:o.port4
o_out[29] <= reg32:o.port4
o_out[30] <= reg32:o.port4
o_out[31] <= reg32:o.port4
b_out[0] <= reg32:b.port4
b_out[1] <= reg32:b.port4
b_out[2] <= reg32:b.port4
b_out[3] <= reg32:b.port4
b_out[4] <= reg32:b.port4
b_out[5] <= reg32:b.port4
b_out[6] <= reg32:b.port4
b_out[7] <= reg32:b.port4
b_out[8] <= reg32:b.port4
b_out[9] <= reg32:b.port4
b_out[10] <= reg32:b.port4
b_out[11] <= reg32:b.port4
b_out[12] <= reg32:b.port4
b_out[13] <= reg32:b.port4
b_out[14] <= reg32:b.port4
b_out[15] <= reg32:b.port4
b_out[16] <= reg32:b.port4
b_out[17] <= reg32:b.port4
b_out[18] <= reg32:b.port4
b_out[19] <= reg32:b.port4
b_out[20] <= reg32:b.port4
b_out[21] <= reg32:b.port4
b_out[22] <= reg32:b.port4
b_out[23] <= reg32:b.port4
b_out[24] <= reg32:b.port4
b_out[25] <= reg32:b.port4
b_out[26] <= reg32:b.port4
b_out[27] <= reg32:b.port4
b_out[28] <= reg32:b.port4
b_out[29] <= reg32:b.port4
b_out[30] <= reg32:b.port4
b_out[31] <= reg32:b.port4


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:pc_insn|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:o|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|reg32:b|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_XM:lxm|dflipflop:my_dffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_memory:memory
insn_in[0] => ~NO_FANOUT~
insn_in[1] => ~NO_FANOUT~
insn_in[2] => ~NO_FANOUT~
insn_in[3] => ~NO_FANOUT~
insn_in[4] => ~NO_FANOUT~
insn_in[5] => ~NO_FANOUT~
insn_in[6] => ~NO_FANOUT~
insn_in[7] => ~NO_FANOUT~
insn_in[8] => ~NO_FANOUT~
insn_in[9] => ~NO_FANOUT~
insn_in[10] => ~NO_FANOUT~
insn_in[11] => ~NO_FANOUT~
insn_in[12] => ~NO_FANOUT~
insn_in[13] => ~NO_FANOUT~
insn_in[14] => ~NO_FANOUT~
insn_in[15] => ~NO_FANOUT~
insn_in[16] => ~NO_FANOUT~
insn_in[17] => ~NO_FANOUT~
insn_in[18] => ~NO_FANOUT~
insn_in[19] => ~NO_FANOUT~
insn_in[20] => ~NO_FANOUT~
insn_in[21] => ~NO_FANOUT~
insn_in[22] => ~NO_FANOUT~
insn_in[23] => ~NO_FANOUT~
insn_in[24] => ~NO_FANOUT~
insn_in[25] => ~NO_FANOUT~
insn_in[26] => ~NO_FANOUT~
insn_in[27] => wren.IN1
insn_in[28] => wren.IN1
insn_in[29] => wren.IN1
insn_in[30] => wren.IN0
insn_in[31] => wren.IN1
q_dmem[0] => d_out[0].DATAIN
q_dmem[1] => d_out[1].DATAIN
q_dmem[2] => d_out[2].DATAIN
q_dmem[3] => d_out[3].DATAIN
q_dmem[4] => d_out[4].DATAIN
q_dmem[5] => d_out[5].DATAIN
q_dmem[6] => d_out[6].DATAIN
q_dmem[7] => d_out[7].DATAIN
q_dmem[8] => d_out[8].DATAIN
q_dmem[9] => d_out[9].DATAIN
q_dmem[10] => d_out[10].DATAIN
q_dmem[11] => d_out[11].DATAIN
q_dmem[12] => d_out[12].DATAIN
q_dmem[13] => d_out[13].DATAIN
q_dmem[14] => d_out[14].DATAIN
q_dmem[15] => d_out[15].DATAIN
q_dmem[16] => d_out[16].DATAIN
q_dmem[17] => d_out[17].DATAIN
q_dmem[18] => d_out[18].DATAIN
q_dmem[19] => d_out[19].DATAIN
q_dmem[20] => d_out[20].DATAIN
q_dmem[21] => d_out[21].DATAIN
q_dmem[22] => d_out[22].DATAIN
q_dmem[23] => d_out[23].DATAIN
q_dmem[24] => d_out[24].DATAIN
q_dmem[25] => d_out[25].DATAIN
q_dmem[26] => d_out[26].DATAIN
q_dmem[27] => d_out[27].DATAIN
q_dmem[28] => d_out[28].DATAIN
q_dmem[29] => d_out[29].DATAIN
q_dmem[30] => d_out[30].DATAIN
q_dmem[31] => d_out[31].DATAIN
o_in[0] => address_dmem[0].DATAIN
o_in[0] => o_out[0].DATAIN
o_in[1] => address_dmem[1].DATAIN
o_in[1] => o_out[1].DATAIN
o_in[2] => address_dmem[2].DATAIN
o_in[2] => o_out[2].DATAIN
o_in[3] => address_dmem[3].DATAIN
o_in[3] => o_out[3].DATAIN
o_in[4] => address_dmem[4].DATAIN
o_in[4] => o_out[4].DATAIN
o_in[5] => address_dmem[5].DATAIN
o_in[5] => o_out[5].DATAIN
o_in[6] => address_dmem[6].DATAIN
o_in[6] => o_out[6].DATAIN
o_in[7] => address_dmem[7].DATAIN
o_in[7] => o_out[7].DATAIN
o_in[8] => address_dmem[8].DATAIN
o_in[8] => o_out[8].DATAIN
o_in[9] => address_dmem[9].DATAIN
o_in[9] => o_out[9].DATAIN
o_in[10] => address_dmem[10].DATAIN
o_in[10] => o_out[10].DATAIN
o_in[11] => address_dmem[11].DATAIN
o_in[11] => o_out[11].DATAIN
o_in[12] => o_out[12].DATAIN
o_in[13] => o_out[13].DATAIN
o_in[14] => o_out[14].DATAIN
o_in[15] => o_out[15].DATAIN
o_in[16] => o_out[16].DATAIN
o_in[17] => o_out[17].DATAIN
o_in[18] => o_out[18].DATAIN
o_in[19] => o_out[19].DATAIN
o_in[20] => o_out[20].DATAIN
o_in[21] => o_out[21].DATAIN
o_in[22] => o_out[22].DATAIN
o_in[23] => o_out[23].DATAIN
o_in[24] => o_out[24].DATAIN
o_in[25] => o_out[25].DATAIN
o_in[26] => o_out[26].DATAIN
o_in[27] => o_out[27].DATAIN
o_in[28] => o_out[28].DATAIN
o_in[29] => o_out[29].DATAIN
o_in[30] => o_out[30].DATAIN
o_in[31] => o_out[31].DATAIN
b_in[0] => d_dmem.DATAA
b_in[1] => d_dmem.DATAA
b_in[2] => d_dmem.DATAA
b_in[3] => d_dmem.DATAA
b_in[4] => d_dmem.DATAA
b_in[5] => d_dmem.DATAA
b_in[6] => d_dmem.DATAA
b_in[7] => d_dmem.DATAA
b_in[8] => d_dmem.DATAA
b_in[9] => d_dmem.DATAA
b_in[10] => d_dmem.DATAA
b_in[11] => d_dmem.DATAA
b_in[12] => d_dmem.DATAA
b_in[13] => d_dmem.DATAA
b_in[14] => d_dmem.DATAA
b_in[15] => d_dmem.DATAA
b_in[16] => d_dmem.DATAA
b_in[17] => d_dmem.DATAA
b_in[18] => d_dmem.DATAA
b_in[19] => d_dmem.DATAA
b_in[20] => d_dmem.DATAA
b_in[21] => d_dmem.DATAA
b_in[22] => d_dmem.DATAA
b_in[23] => d_dmem.DATAA
b_in[24] => d_dmem.DATAA
b_in[25] => d_dmem.DATAA
b_in[26] => d_dmem.DATAA
b_in[27] => d_dmem.DATAA
b_in[28] => d_dmem.DATAA
b_in[29] => d_dmem.DATAA
b_in[30] => d_dmem.DATAA
b_in[31] => d_dmem.DATAA
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
wm_bypass => d_dmem.OUTPUTSELECT
data_writeReg[0] => d_dmem.DATAB
data_writeReg[1] => d_dmem.DATAB
data_writeReg[2] => d_dmem.DATAB
data_writeReg[3] => d_dmem.DATAB
data_writeReg[4] => d_dmem.DATAB
data_writeReg[5] => d_dmem.DATAB
data_writeReg[6] => d_dmem.DATAB
data_writeReg[7] => d_dmem.DATAB
data_writeReg[8] => d_dmem.DATAB
data_writeReg[9] => d_dmem.DATAB
data_writeReg[10] => d_dmem.DATAB
data_writeReg[11] => d_dmem.DATAB
data_writeReg[12] => d_dmem.DATAB
data_writeReg[13] => d_dmem.DATAB
data_writeReg[14] => d_dmem.DATAB
data_writeReg[15] => d_dmem.DATAB
data_writeReg[16] => d_dmem.DATAB
data_writeReg[17] => d_dmem.DATAB
data_writeReg[18] => d_dmem.DATAB
data_writeReg[19] => d_dmem.DATAB
data_writeReg[20] => d_dmem.DATAB
data_writeReg[21] => d_dmem.DATAB
data_writeReg[22] => d_dmem.DATAB
data_writeReg[23] => d_dmem.DATAB
data_writeReg[24] => d_dmem.DATAB
data_writeReg[25] => d_dmem.DATAB
data_writeReg[26] => d_dmem.DATAB
data_writeReg[27] => d_dmem.DATAB
data_writeReg[28] => d_dmem.DATAB
data_writeReg[29] => d_dmem.DATAB
data_writeReg[30] => d_dmem.DATAB
data_writeReg[31] => d_dmem.DATAB
o_out[0] <= o_in[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_in[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_in[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_in[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_in[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_in[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_in[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_in[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= o_in[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= o_in[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= o_in[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= o_in[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= o_in[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= o_in[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= o_in[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= o_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= o_in[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= o_in[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= o_in[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= o_in[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= o_in[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= o_in[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= o_in[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= o_in[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= o_in[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= o_in[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= o_in[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= o_in[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= o_in[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= o_in[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= o_in[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= o_in[31].DB_MAX_OUTPUT_PORT_TYPE
d_out[0] <= q_dmem[0].DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= q_dmem[1].DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= q_dmem[2].DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= q_dmem[3].DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= q_dmem[4].DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= q_dmem[5].DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= q_dmem[6].DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= q_dmem[7].DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= q_dmem[8].DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= q_dmem[9].DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= q_dmem[10].DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= q_dmem[11].DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= q_dmem[12].DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= q_dmem[13].DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= q_dmem[14].DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= q_dmem[15].DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= q_dmem[16].DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= q_dmem[17].DB_MAX_OUTPUT_PORT_TYPE
d_out[18] <= q_dmem[18].DB_MAX_OUTPUT_PORT_TYPE
d_out[19] <= q_dmem[19].DB_MAX_OUTPUT_PORT_TYPE
d_out[20] <= q_dmem[20].DB_MAX_OUTPUT_PORT_TYPE
d_out[21] <= q_dmem[21].DB_MAX_OUTPUT_PORT_TYPE
d_out[22] <= q_dmem[22].DB_MAX_OUTPUT_PORT_TYPE
d_out[23] <= q_dmem[23].DB_MAX_OUTPUT_PORT_TYPE
d_out[24] <= q_dmem[24].DB_MAX_OUTPUT_PORT_TYPE
d_out[25] <= q_dmem[25].DB_MAX_OUTPUT_PORT_TYPE
d_out[26] <= q_dmem[26].DB_MAX_OUTPUT_PORT_TYPE
d_out[27] <= q_dmem[27].DB_MAX_OUTPUT_PORT_TYPE
d_out[28] <= q_dmem[28].DB_MAX_OUTPUT_PORT_TYPE
d_out[29] <= q_dmem[29].DB_MAX_OUTPUT_PORT_TYPE
d_out[30] <= q_dmem[30].DB_MAX_OUTPUT_PORT_TYPE
d_out[31] <= q_dmem[31].DB_MAX_OUTPUT_PORT_TYPE
d_dmem[0] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[1] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[2] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[3] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[4] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[5] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[6] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[7] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[8] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[9] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[10] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[11] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[12] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[13] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[14] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[15] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[16] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[17] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[18] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[19] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[20] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[21] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[22] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[23] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[24] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[25] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[26] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[27] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[28] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[29] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[30] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
d_dmem[31] <= d_dmem.DB_MAX_OUTPUT_PORT_TYPE
address_dmem[0] <= o_in[0].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] <= o_in[1].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] <= o_in[2].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] <= o_in[3].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] <= o_in[4].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] <= o_in[5].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] <= o_in[6].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] <= o_in[7].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] <= o_in[8].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] <= o_in[9].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] <= o_in[10].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] <= o_in[11].DB_MAX_OUTPUT_PORT_TYPE
wren <= wren.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw
clock => clock.IN4
reset => reset.IN4
enable => enable.IN4
write_exception_in => write_exception_in.IN1
write_exception_out <= dflipflop:my_dffe.port4
insn_in[0] => insn_in[0].IN1
insn_in[1] => insn_in[1].IN1
insn_in[2] => insn_in[2].IN1
insn_in[3] => insn_in[3].IN1
insn_in[4] => insn_in[4].IN1
insn_in[5] => insn_in[5].IN1
insn_in[6] => insn_in[6].IN1
insn_in[7] => insn_in[7].IN1
insn_in[8] => insn_in[8].IN1
insn_in[9] => insn_in[9].IN1
insn_in[10] => insn_in[10].IN1
insn_in[11] => insn_in[11].IN1
insn_in[12] => insn_in[12].IN1
insn_in[13] => insn_in[13].IN1
insn_in[14] => insn_in[14].IN1
insn_in[15] => insn_in[15].IN1
insn_in[16] => insn_in[16].IN1
insn_in[17] => insn_in[17].IN1
insn_in[18] => insn_in[18].IN1
insn_in[19] => insn_in[19].IN1
insn_in[20] => insn_in[20].IN1
insn_in[21] => insn_in[21].IN1
insn_in[22] => insn_in[22].IN1
insn_in[23] => insn_in[23].IN1
insn_in[24] => insn_in[24].IN1
insn_in[25] => insn_in[25].IN1
insn_in[26] => insn_in[26].IN1
insn_in[27] => insn_in[27].IN1
insn_in[28] => insn_in[28].IN1
insn_in[29] => insn_in[29].IN1
insn_in[30] => insn_in[30].IN1
insn_in[31] => insn_in[31].IN1
insn_out[0] <= reg32:pc_insn.port4
insn_out[1] <= reg32:pc_insn.port4
insn_out[2] <= reg32:pc_insn.port4
insn_out[3] <= reg32:pc_insn.port4
insn_out[4] <= reg32:pc_insn.port4
insn_out[5] <= reg32:pc_insn.port4
insn_out[6] <= reg32:pc_insn.port4
insn_out[7] <= reg32:pc_insn.port4
insn_out[8] <= reg32:pc_insn.port4
insn_out[9] <= reg32:pc_insn.port4
insn_out[10] <= reg32:pc_insn.port4
insn_out[11] <= reg32:pc_insn.port4
insn_out[12] <= reg32:pc_insn.port4
insn_out[13] <= reg32:pc_insn.port4
insn_out[14] <= reg32:pc_insn.port4
insn_out[15] <= reg32:pc_insn.port4
insn_out[16] <= reg32:pc_insn.port4
insn_out[17] <= reg32:pc_insn.port4
insn_out[18] <= reg32:pc_insn.port4
insn_out[19] <= reg32:pc_insn.port4
insn_out[20] <= reg32:pc_insn.port4
insn_out[21] <= reg32:pc_insn.port4
insn_out[22] <= reg32:pc_insn.port4
insn_out[23] <= reg32:pc_insn.port4
insn_out[24] <= reg32:pc_insn.port4
insn_out[25] <= reg32:pc_insn.port4
insn_out[26] <= reg32:pc_insn.port4
insn_out[27] <= reg32:pc_insn.port4
insn_out[28] <= reg32:pc_insn.port4
insn_out[29] <= reg32:pc_insn.port4
insn_out[30] <= reg32:pc_insn.port4
insn_out[31] <= reg32:pc_insn.port4
o_in[0] => o_in[0].IN1
o_in[1] => o_in[1].IN1
o_in[2] => o_in[2].IN1
o_in[3] => o_in[3].IN1
o_in[4] => o_in[4].IN1
o_in[5] => o_in[5].IN1
o_in[6] => o_in[6].IN1
o_in[7] => o_in[7].IN1
o_in[8] => o_in[8].IN1
o_in[9] => o_in[9].IN1
o_in[10] => o_in[10].IN1
o_in[11] => o_in[11].IN1
o_in[12] => o_in[12].IN1
o_in[13] => o_in[13].IN1
o_in[14] => o_in[14].IN1
o_in[15] => o_in[15].IN1
o_in[16] => o_in[16].IN1
o_in[17] => o_in[17].IN1
o_in[18] => o_in[18].IN1
o_in[19] => o_in[19].IN1
o_in[20] => o_in[20].IN1
o_in[21] => o_in[21].IN1
o_in[22] => o_in[22].IN1
o_in[23] => o_in[23].IN1
o_in[24] => o_in[24].IN1
o_in[25] => o_in[25].IN1
o_in[26] => o_in[26].IN1
o_in[27] => o_in[27].IN1
o_in[28] => o_in[28].IN1
o_in[29] => o_in[29].IN1
o_in[30] => o_in[30].IN1
o_in[31] => o_in[31].IN1
d_in[0] => d_in[0].IN1
d_in[1] => d_in[1].IN1
d_in[2] => d_in[2].IN1
d_in[3] => d_in[3].IN1
d_in[4] => d_in[4].IN1
d_in[5] => d_in[5].IN1
d_in[6] => d_in[6].IN1
d_in[7] => d_in[7].IN1
d_in[8] => d_in[8].IN1
d_in[9] => d_in[9].IN1
d_in[10] => d_in[10].IN1
d_in[11] => d_in[11].IN1
d_in[12] => d_in[12].IN1
d_in[13] => d_in[13].IN1
d_in[14] => d_in[14].IN1
d_in[15] => d_in[15].IN1
d_in[16] => d_in[16].IN1
d_in[17] => d_in[17].IN1
d_in[18] => d_in[18].IN1
d_in[19] => d_in[19].IN1
d_in[20] => d_in[20].IN1
d_in[21] => d_in[21].IN1
d_in[22] => d_in[22].IN1
d_in[23] => d_in[23].IN1
d_in[24] => d_in[24].IN1
d_in[25] => d_in[25].IN1
d_in[26] => d_in[26].IN1
d_in[27] => d_in[27].IN1
d_in[28] => d_in[28].IN1
d_in[29] => d_in[29].IN1
d_in[30] => d_in[30].IN1
d_in[31] => d_in[31].IN1
o_out[0] <= reg32:o.port4
o_out[1] <= reg32:o.port4
o_out[2] <= reg32:o.port4
o_out[3] <= reg32:o.port4
o_out[4] <= reg32:o.port4
o_out[5] <= reg32:o.port4
o_out[6] <= reg32:o.port4
o_out[7] <= reg32:o.port4
o_out[8] <= reg32:o.port4
o_out[9] <= reg32:o.port4
o_out[10] <= reg32:o.port4
o_out[11] <= reg32:o.port4
o_out[12] <= reg32:o.port4
o_out[13] <= reg32:o.port4
o_out[14] <= reg32:o.port4
o_out[15] <= reg32:o.port4
o_out[16] <= reg32:o.port4
o_out[17] <= reg32:o.port4
o_out[18] <= reg32:o.port4
o_out[19] <= reg32:o.port4
o_out[20] <= reg32:o.port4
o_out[21] <= reg32:o.port4
o_out[22] <= reg32:o.port4
o_out[23] <= reg32:o.port4
o_out[24] <= reg32:o.port4
o_out[25] <= reg32:o.port4
o_out[26] <= reg32:o.port4
o_out[27] <= reg32:o.port4
o_out[28] <= reg32:o.port4
o_out[29] <= reg32:o.port4
o_out[30] <= reg32:o.port4
o_out[31] <= reg32:o.port4
d_out[0] <= reg32:d.port4
d_out[1] <= reg32:d.port4
d_out[2] <= reg32:d.port4
d_out[3] <= reg32:d.port4
d_out[4] <= reg32:d.port4
d_out[5] <= reg32:d.port4
d_out[6] <= reg32:d.port4
d_out[7] <= reg32:d.port4
d_out[8] <= reg32:d.port4
d_out[9] <= reg32:d.port4
d_out[10] <= reg32:d.port4
d_out[11] <= reg32:d.port4
d_out[12] <= reg32:d.port4
d_out[13] <= reg32:d.port4
d_out[14] <= reg32:d.port4
d_out[15] <= reg32:d.port4
d_out[16] <= reg32:d.port4
d_out[17] <= reg32:d.port4
d_out[18] <= reg32:d.port4
d_out[19] <= reg32:d.port4
d_out[20] <= reg32:d.port4
d_out[21] <= reg32:d.port4
d_out[22] <= reg32:d.port4
d_out[23] <= reg32:d.port4
d_out[24] <= reg32:d.port4
d_out[25] <= reg32:d.port4
d_out[26] <= reg32:d.port4
d_out[27] <= reg32:d.port4
d_out[28] <= reg32:d.port4
d_out[29] <= reg32:d.port4
d_out[30] <= reg32:d.port4
d_out[31] <= reg32:d.port4


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:pc_insn|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:o|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
clock => clock.IN32
reset => reset.IN32
writeEnable => writeEnable.IN32
out[0] <= dflipflop:loop1[0].mydffe.port4
out[1] <= dflipflop:loop1[1].mydffe.port4
out[2] <= dflipflop:loop1[2].mydffe.port4
out[3] <= dflipflop:loop1[3].mydffe.port4
out[4] <= dflipflop:loop1[4].mydffe.port4
out[5] <= dflipflop:loop1[5].mydffe.port4
out[6] <= dflipflop:loop1[6].mydffe.port4
out[7] <= dflipflop:loop1[7].mydffe.port4
out[8] <= dflipflop:loop1[8].mydffe.port4
out[9] <= dflipflop:loop1[9].mydffe.port4
out[10] <= dflipflop:loop1[10].mydffe.port4
out[11] <= dflipflop:loop1[11].mydffe.port4
out[12] <= dflipflop:loop1[12].mydffe.port4
out[13] <= dflipflop:loop1[13].mydffe.port4
out[14] <= dflipflop:loop1[14].mydffe.port4
out[15] <= dflipflop:loop1[15].mydffe.port4
out[16] <= dflipflop:loop1[16].mydffe.port4
out[17] <= dflipflop:loop1[17].mydffe.port4
out[18] <= dflipflop:loop1[18].mydffe.port4
out[19] <= dflipflop:loop1[19].mydffe.port4
out[20] <= dflipflop:loop1[20].mydffe.port4
out[21] <= dflipflop:loop1[21].mydffe.port4
out[22] <= dflipflop:loop1[22].mydffe.port4
out[23] <= dflipflop:loop1[23].mydffe.port4
out[24] <= dflipflop:loop1[24].mydffe.port4
out[25] <= dflipflop:loop1[25].mydffe.port4
out[26] <= dflipflop:loop1[26].mydffe.port4
out[27] <= dflipflop:loop1[27].mydffe.port4
out[28] <= dflipflop:loop1[28].mydffe.port4
out[29] <= dflipflop:loop1[29].mydffe.port4
out[30] <= dflipflop:loop1[30].mydffe.port4
out[31] <= dflipflop:loop1[31].mydffe.port4


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[0].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[1].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[2].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[3].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[4].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[5].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[6].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[7].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[8].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[9].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[10].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[11].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[12].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[13].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[14].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[15].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[16].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[17].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[18].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[19].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[20].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[21].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[22].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[23].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[24].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[25].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[26].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[27].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[28].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[29].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[30].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|reg32:d|dflipflop:loop1[31].mydffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|latch_MW:lmw|dflipflop:my_dffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|stage_write:writeback
insn_in[0] => insn_in[0].IN1
insn_in[1] => insn_in[1].IN1
insn_in[2] => insn_in[2].IN1
insn_in[3] => insn_in[3].IN1
insn_in[4] => insn_in[4].IN1
insn_in[5] => insn_in[5].IN1
insn_in[6] => insn_in[6].IN1
insn_in[7] => insn_in[7].IN1
insn_in[8] => insn_in[8].IN1
insn_in[9] => insn_in[9].IN1
insn_in[10] => insn_in[10].IN1
insn_in[11] => insn_in[11].IN1
insn_in[12] => insn_in[12].IN1
insn_in[13] => insn_in[13].IN1
insn_in[14] => insn_in[14].IN1
insn_in[15] => insn_in[15].IN1
insn_in[16] => insn_in[16].IN1
insn_in[17] => insn_in[17].IN1
insn_in[18] => insn_in[18].IN1
insn_in[19] => insn_in[19].IN1
insn_in[20] => insn_in[20].IN1
insn_in[21] => insn_in[21].IN1
insn_in[22] => insn_in[22].IN1
insn_in[23] => insn_in[23].IN1
insn_in[24] => insn_in[24].IN1
insn_in[25] => insn_in[25].IN1
insn_in[26] => insn_in[26].IN1
insn_in[27] => insn_in[27].IN1
insn_in[28] => insn_in[28].IN1
insn_in[29] => insn_in[29].IN1
insn_in[30] => insn_in[30].IN1
insn_in[31] => insn_in[31].IN1
o_in[0] => data_writeReg.DATAA
o_in[1] => data_writeReg.DATAA
o_in[2] => data_writeReg.DATAA
o_in[3] => data_writeReg.DATAA
o_in[4] => data_writeReg.DATAA
o_in[5] => data_writeReg.DATAA
o_in[6] => data_writeReg.DATAA
o_in[7] => data_writeReg.DATAA
o_in[8] => data_writeReg.DATAA
o_in[9] => data_writeReg.DATAA
o_in[10] => data_writeReg.DATAA
o_in[11] => data_writeReg.DATAA
o_in[12] => data_writeReg.DATAA
o_in[13] => data_writeReg.DATAA
o_in[14] => data_writeReg.DATAA
o_in[15] => data_writeReg.DATAA
o_in[16] => data_writeReg.DATAA
o_in[17] => data_writeReg.DATAA
o_in[18] => data_writeReg.DATAA
o_in[19] => data_writeReg.DATAA
o_in[20] => data_writeReg.DATAA
o_in[21] => data_writeReg.DATAA
o_in[22] => data_writeReg.DATAA
o_in[23] => data_writeReg.DATAA
o_in[24] => data_writeReg.DATAA
o_in[25] => data_writeReg.DATAA
o_in[26] => data_writeReg.DATAA
o_in[27] => data_writeReg.DATAA
o_in[28] => data_writeReg.DATAA
o_in[29] => data_writeReg.DATAA
o_in[30] => data_writeReg.DATAA
o_in[31] => data_writeReg.DATAA
d_in[0] => data_writeReg.DATAB
d_in[1] => data_writeReg.DATAB
d_in[2] => data_writeReg.DATAB
d_in[3] => data_writeReg.DATAB
d_in[4] => data_writeReg.DATAB
d_in[5] => data_writeReg.DATAB
d_in[6] => data_writeReg.DATAB
d_in[7] => data_writeReg.DATAB
d_in[8] => data_writeReg.DATAB
d_in[9] => data_writeReg.DATAB
d_in[10] => data_writeReg.DATAB
d_in[11] => data_writeReg.DATAB
d_in[12] => data_writeReg.DATAB
d_in[13] => data_writeReg.DATAB
d_in[14] => data_writeReg.DATAB
d_in[15] => data_writeReg.DATAB
d_in[16] => data_writeReg.DATAB
d_in[17] => data_writeReg.DATAB
d_in[18] => data_writeReg.DATAB
d_in[19] => data_writeReg.DATAB
d_in[20] => data_writeReg.DATAB
d_in[21] => data_writeReg.DATAB
d_in[22] => data_writeReg.DATAB
d_in[23] => data_writeReg.DATAB
d_in[24] => data_writeReg.DATAB
d_in[25] => data_writeReg.DATAB
d_in[26] => data_writeReg.DATAB
d_in[27] => data_writeReg.DATAB
d_in[28] => data_writeReg.DATAB
d_in[29] => data_writeReg.DATAB
d_in[30] => data_writeReg.DATAB
d_in[31] => data_writeReg.DATAB
write_exception => ctrl_writeReg_alt1.IN1
data_writeReg[0] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeEnable <= write_controls:wc.port4


|skeleton_ta|processor:my_processor|stage_write:writeback|write_controls:wc
insn_in[0] => ~NO_FANOUT~
insn_in[1] => ~NO_FANOUT~
insn_in[2] => ~NO_FANOUT~
insn_in[3] => ~NO_FANOUT~
insn_in[4] => ~NO_FANOUT~
insn_in[5] => ~NO_FANOUT~
insn_in[6] => ~NO_FANOUT~
insn_in[7] => ~NO_FANOUT~
insn_in[8] => ~NO_FANOUT~
insn_in[9] => ~NO_FANOUT~
insn_in[10] => ~NO_FANOUT~
insn_in[11] => ~NO_FANOUT~
insn_in[12] => ~NO_FANOUT~
insn_in[13] => ~NO_FANOUT~
insn_in[14] => ~NO_FANOUT~
insn_in[15] => ~NO_FANOUT~
insn_in[16] => ~NO_FANOUT~
insn_in[17] => ~NO_FANOUT~
insn_in[18] => ~NO_FANOUT~
insn_in[19] => ~NO_FANOUT~
insn_in[20] => ~NO_FANOUT~
insn_in[21] => ~NO_FANOUT~
insn_in[22] => ~NO_FANOUT~
insn_in[23] => ~NO_FANOUT~
insn_in[24] => ~NO_FANOUT~
insn_in[25] => ~NO_FANOUT~
insn_in[26] => ~NO_FANOUT~
insn_in[27] => addi.IN1
insn_in[27] => jal.IN1
insn_in[27] => setx.IN1
insn_in[27] => lw.IN1
insn_in[27] => r_insn.IN1
insn_in[28] => jal.IN1
insn_in[28] => lw.IN1
insn_in[28] => setx.IN1
insn_in[28] => addi.IN1
insn_in[28] => r_insn.IN1
insn_in[29] => addi.IN1
insn_in[29] => setx.IN1
insn_in[29] => lw.IN1
insn_in[29] => jal.IN1
insn_in[30] => lw.IN0
insn_in[30] => jal.IN0
insn_in[30] => setx.IN0
insn_in[31] => setx.IN1
insn_in[31] => lw.IN1
insn_in[31] => jal.IN1
lw <= lw.DB_MAX_OUTPUT_PORT_TYPE
jal <= jal.DB_MAX_OUTPUT_PORT_TYPE
setx <= setx.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeEnable <= ctrl_writeEnable.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|bypass:my_bypass
fd_insn[0] => ~NO_FANOUT~
fd_insn[1] => ~NO_FANOUT~
fd_insn[2] => ~NO_FANOUT~
fd_insn[3] => ~NO_FANOUT~
fd_insn[4] => ~NO_FANOUT~
fd_insn[5] => ~NO_FANOUT~
fd_insn[6] => ~NO_FANOUT~
fd_insn[7] => ~NO_FANOUT~
fd_insn[8] => ~NO_FANOUT~
fd_insn[9] => ~NO_FANOUT~
fd_insn[10] => ~NO_FANOUT~
fd_insn[11] => ~NO_FANOUT~
fd_insn[12] => ~NO_FANOUT~
fd_insn[13] => ~NO_FANOUT~
fd_insn[14] => ~NO_FANOUT~
fd_insn[15] => ~NO_FANOUT~
fd_insn[16] => ~NO_FANOUT~
fd_insn[17] => ~NO_FANOUT~
fd_insn[18] => ~NO_FANOUT~
fd_insn[19] => ~NO_FANOUT~
fd_insn[20] => ~NO_FANOUT~
fd_insn[21] => ~NO_FANOUT~
fd_insn[22] => ~NO_FANOUT~
fd_insn[23] => ~NO_FANOUT~
fd_insn[24] => ~NO_FANOUT~
fd_insn[25] => ~NO_FANOUT~
fd_insn[26] => ~NO_FANOUT~
fd_insn[27] => ~NO_FANOUT~
fd_insn[28] => ~NO_FANOUT~
fd_insn[29] => ~NO_FANOUT~
fd_insn[30] => ~NO_FANOUT~
fd_insn[31] => ~NO_FANOUT~
dx_insn[0] => ~NO_FANOUT~
dx_insn[1] => ~NO_FANOUT~
dx_insn[2] => ~NO_FANOUT~
dx_insn[3] => dx_read_rt_insn.IN1
dx_insn[4] => dx_read_rt_insn.IN1
dx_insn[5] => dx_read_rt_insn.IN0
dx_insn[6] => dx_read_rt_insn.IN1
dx_insn[7] => ~NO_FANOUT~
dx_insn[8] => ~NO_FANOUT~
dx_insn[9] => ~NO_FANOUT~
dx_insn[10] => ~NO_FANOUT~
dx_insn[11] => ~NO_FANOUT~
dx_insn[12] => loop1[0].dx2.IN0
dx_insn[12] => loop1[0].dx5.IN0
dx_insn[12] => WideOr1.IN0
dx_insn[13] => loop1[1].dx2.IN0
dx_insn[13] => loop1[1].dx5.IN0
dx_insn[13] => WideOr1.IN1
dx_insn[14] => loop1[2].dx2.IN0
dx_insn[14] => loop1[2].dx5.IN0
dx_insn[14] => WideOr1.IN2
dx_insn[15] => loop1[3].dx2.IN0
dx_insn[15] => loop1[3].dx5.IN0
dx_insn[15] => WideOr1.IN3
dx_insn[16] => loop1[4].dx2.IN0
dx_insn[16] => loop1[4].dx5.IN0
dx_insn[16] => WideOr1.IN4
dx_insn[17] => loop1[0].dx1.IN0
dx_insn[17] => loop1[0].dx4.IN0
dx_insn[17] => WideOr0.IN0
dx_insn[18] => loop1[1].dx1.IN0
dx_insn[18] => loop1[1].dx4.IN0
dx_insn[18] => WideOr0.IN1
dx_insn[19] => loop1[2].dx1.IN0
dx_insn[19] => loop1[2].dx4.IN0
dx_insn[19] => WideOr0.IN2
dx_insn[20] => loop1[3].dx1.IN0
dx_insn[20] => loop1[3].dx4.IN0
dx_insn[20] => WideOr0.IN3
dx_insn[21] => loop1[4].dx1.IN0
dx_insn[21] => loop1[4].dx4.IN0
dx_insn[21] => WideOr0.IN4
dx_insn[22] => loop1[0].dx3.IN0
dx_insn[22] => loop1[0].dx6.IN0
dx_insn[22] => WideOr2.IN0
dx_insn[23] => loop1[1].dx3.IN0
dx_insn[23] => loop1[1].dx6.IN0
dx_insn[23] => WideOr2.IN1
dx_insn[24] => loop1[2].dx3.IN0
dx_insn[24] => loop1[2].dx6.IN0
dx_insn[24] => WideOr2.IN2
dx_insn[25] => loop1[3].dx3.IN0
dx_insn[25] => loop1[3].dx6.IN0
dx_insn[25] => WideOr2.IN3
dx_insn[26] => loop1[4].dx3.IN0
dx_insn[26] => loop1[4].dx6.IN0
dx_insn[26] => WideOr2.IN4
dx_insn[27] => dx_addi_insn.IN1
dx_insn[27] => dx_sw_insn.IN1
dx_insn[27] => dx_beq_insn.IN1
dx_insn[27] => dx_blt_insn.IN1
dx_insn[27] => dx_bne_insn.IN1
dx_insn[27] => dx_lw_insn.IN1
dx_insn[27] => dx_r_insn.IN1
dx_insn[27] => dx_jr_insn.IN1
dx_insn[28] => dx_bne_insn.IN1
dx_insn[28] => dx_blt_insn.IN1
dx_insn[28] => dx_beq_insn.IN1
dx_insn[28] => dx_addi_insn.IN1
dx_insn[28] => dx_r_insn.IN1
dx_insn[29] => dx_blt_insn.IN1
dx_insn[29] => dx_beq_insn.IN1
dx_insn[29] => dx_bne_insn.IN1
dx_insn[30] => dx_beq_insn.IN0
dx_insn[30] => dx_blt_insn.IN0
dx_insn[31] => dx_beq_insn.IN1
dx_insn[31] => dx_blt_insn.IN1
xm_insn[0] => ~NO_FANOUT~
xm_insn[1] => ~NO_FANOUT~
xm_insn[2] => ~NO_FANOUT~
xm_insn[3] => ~NO_FANOUT~
xm_insn[4] => ~NO_FANOUT~
xm_insn[5] => ~NO_FANOUT~
xm_insn[6] => ~NO_FANOUT~
xm_insn[7] => ~NO_FANOUT~
xm_insn[8] => ~NO_FANOUT~
xm_insn[9] => ~NO_FANOUT~
xm_insn[10] => ~NO_FANOUT~
xm_insn[11] => ~NO_FANOUT~
xm_insn[12] => ~NO_FANOUT~
xm_insn[13] => ~NO_FANOUT~
xm_insn[14] => ~NO_FANOUT~
xm_insn[15] => ~NO_FANOUT~
xm_insn[16] => ~NO_FANOUT~
xm_insn[17] => ~NO_FANOUT~
xm_insn[18] => ~NO_FANOUT~
xm_insn[19] => ~NO_FANOUT~
xm_insn[20] => ~NO_FANOUT~
xm_insn[21] => ~NO_FANOUT~
xm_insn[22] => loop1[0].dx1.IN1
xm_insn[22] => loop1[0].dx2.IN1
xm_insn[22] => loop1[0].dx3.IN1
xm_insn[22] => loop1[0].xm3.IN0
xm_insn[22] => WideOr3.IN0
xm_insn[23] => loop1[1].dx1.IN1
xm_insn[23] => loop1[1].dx2.IN1
xm_insn[23] => loop1[1].dx3.IN1
xm_insn[23] => loop1[1].xm3.IN0
xm_insn[23] => WideOr3.IN1
xm_insn[24] => loop1[2].dx1.IN1
xm_insn[24] => loop1[2].dx2.IN1
xm_insn[24] => loop1[2].dx3.IN1
xm_insn[24] => loop1[2].xm3.IN0
xm_insn[24] => WideOr3.IN2
xm_insn[25] => loop1[3].dx1.IN1
xm_insn[25] => loop1[3].dx2.IN1
xm_insn[25] => loop1[3].dx3.IN1
xm_insn[25] => loop1[3].xm3.IN0
xm_insn[25] => WideOr3.IN3
xm_insn[26] => loop1[4].dx1.IN1
xm_insn[26] => loop1[4].dx2.IN1
xm_insn[26] => loop1[4].dx3.IN1
xm_insn[26] => loop1[4].xm3.IN0
xm_insn[26] => WideOr3.IN4
xm_insn[27] => xm_addi_insn.IN1
xm_insn[27] => xm_sw_insn.IN1
xm_insn[27] => xm_rand_insn.IN1
xm_insn[27] => xm_lw_insn.IN1
xm_insn[27] => xm_r_insn.IN1
xm_insn[28] => xm_rand_insn.IN1
xm_insn[28] => xm_sw_insn.IN1
xm_insn[28] => xm_lw_insn.IN1
xm_insn[28] => xm_addi_insn.IN1
xm_insn[28] => xm_r_insn.IN1
xm_insn[29] => xm_addi_insn.IN1
xm_insn[29] => xm_rand_insn.IN1
xm_insn[29] => xm_r_insn.IN1
xm_insn[30] => xm_rand_insn.IN0
xm_insn[30] => xm_addi_insn.IN0
xm_insn[31] => xm_rand_insn.IN1
xm_insn[31] => xm_addi_insn.IN1
mw_insn[0] => ~NO_FANOUT~
mw_insn[1] => ~NO_FANOUT~
mw_insn[2] => ~NO_FANOUT~
mw_insn[3] => ~NO_FANOUT~
mw_insn[4] => ~NO_FANOUT~
mw_insn[5] => ~NO_FANOUT~
mw_insn[6] => ~NO_FANOUT~
mw_insn[7] => ~NO_FANOUT~
mw_insn[8] => ~NO_FANOUT~
mw_insn[9] => ~NO_FANOUT~
mw_insn[10] => ~NO_FANOUT~
mw_insn[11] => ~NO_FANOUT~
mw_insn[12] => ~NO_FANOUT~
mw_insn[13] => ~NO_FANOUT~
mw_insn[14] => ~NO_FANOUT~
mw_insn[15] => ~NO_FANOUT~
mw_insn[16] => ~NO_FANOUT~
mw_insn[17] => ~NO_FANOUT~
mw_insn[18] => ~NO_FANOUT~
mw_insn[19] => ~NO_FANOUT~
mw_insn[20] => ~NO_FANOUT~
mw_insn[21] => ~NO_FANOUT~
mw_insn[22] => loop1[0].dx4.IN1
mw_insn[22] => loop1[0].dx5.IN1
mw_insn[22] => loop1[0].dx6.IN1
mw_insn[22] => loop1[0].xm3.IN1
mw_insn[23] => loop1[1].dx4.IN1
mw_insn[23] => loop1[1].dx5.IN1
mw_insn[23] => loop1[1].dx6.IN1
mw_insn[23] => loop1[1].xm3.IN1
mw_insn[24] => loop1[2].dx4.IN1
mw_insn[24] => loop1[2].dx5.IN1
mw_insn[24] => loop1[2].dx6.IN1
mw_insn[24] => loop1[2].xm3.IN1
mw_insn[25] => loop1[3].dx4.IN1
mw_insn[25] => loop1[3].dx5.IN1
mw_insn[25] => loop1[3].dx6.IN1
mw_insn[25] => loop1[3].xm3.IN1
mw_insn[26] => loop1[4].dx4.IN1
mw_insn[26] => loop1[4].dx5.IN1
mw_insn[26] => loop1[4].dx6.IN1
mw_insn[26] => loop1[4].xm3.IN1
mw_insn[27] => mw_addi_insn.IN1
mw_insn[27] => mw_rand_insn.IN1
mw_insn[27] => mw_lw_insn.IN1
mw_insn[27] => mw_r_insn.IN1
mw_insn[28] => mw_rand_insn.IN1
mw_insn[28] => mw_lw_insn.IN1
mw_insn[28] => mw_addi_insn.IN1
mw_insn[28] => mw_r_insn.IN1
mw_insn[29] => mw_addi_insn.IN1
mw_insn[29] => mw_rand_insn.IN1
mw_insn[29] => mw_r_insn.IN1
mw_insn[30] => mw_rand_insn.IN0
mw_insn[30] => mw_addi_insn.IN0
mw_insn[31] => mw_rand_insn.IN1
mw_insn[31] => mw_addi_insn.IN1
mx_bypass_A <= mx_bypass_A.DB_MAX_OUTPUT_PORT_TYPE
mx_bypass_B <= mx_bypass_B.DB_MAX_OUTPUT_PORT_TYPE
wx_bypass_A <= wx_bypass_A.DB_MAX_OUTPUT_PORT_TYPE
wx_bypass_B <= wx_bypass_B.DB_MAX_OUTPUT_PORT_TYPE
wm_bypass <= wm_bypass.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_ta|processor:my_processor|bypass_stall:my_bypass_stall
fd_insn[0] => ~NO_FANOUT~
fd_insn[1] => ~NO_FANOUT~
fd_insn[2] => ~NO_FANOUT~
fd_insn[3] => ~NO_FANOUT~
fd_insn[4] => ~NO_FANOUT~
fd_insn[5] => ~NO_FANOUT~
fd_insn[6] => ~NO_FANOUT~
fd_insn[7] => ~NO_FANOUT~
fd_insn[8] => ~NO_FANOUT~
fd_insn[9] => ~NO_FANOUT~
fd_insn[10] => ~NO_FANOUT~
fd_insn[11] => ~NO_FANOUT~
fd_insn[12] => loop1[0].x2.IN0
fd_insn[13] => loop1[1].x2.IN0
fd_insn[14] => loop1[2].x2.IN0
fd_insn[15] => loop1[3].x2.IN0
fd_insn[16] => loop1[4].x2.IN0
fd_insn[17] => loop1[0].x1.IN0
fd_insn[18] => loop1[1].x1.IN0
fd_insn[19] => loop1[2].x1.IN0
fd_insn[20] => loop1[3].x1.IN0
fd_insn[21] => loop1[4].x1.IN0
fd_insn[22] => ~NO_FANOUT~
fd_insn[23] => ~NO_FANOUT~
fd_insn[24] => ~NO_FANOUT~
fd_insn[25] => ~NO_FANOUT~
fd_insn[26] => ~NO_FANOUT~
fd_insn[27] => ~NO_FANOUT~
fd_insn[28] => ~NO_FANOUT~
fd_insn[29] => ~NO_FANOUT~
fd_insn[30] => ~NO_FANOUT~
fd_insn[31] => ~NO_FANOUT~
dx_insn[0] => ~NO_FANOUT~
dx_insn[1] => ~NO_FANOUT~
dx_insn[2] => ~NO_FANOUT~
dx_insn[3] => ~NO_FANOUT~
dx_insn[4] => ~NO_FANOUT~
dx_insn[5] => ~NO_FANOUT~
dx_insn[6] => ~NO_FANOUT~
dx_insn[7] => ~NO_FANOUT~
dx_insn[8] => ~NO_FANOUT~
dx_insn[9] => ~NO_FANOUT~
dx_insn[10] => ~NO_FANOUT~
dx_insn[11] => ~NO_FANOUT~
dx_insn[12] => ~NO_FANOUT~
dx_insn[13] => ~NO_FANOUT~
dx_insn[14] => ~NO_FANOUT~
dx_insn[15] => ~NO_FANOUT~
dx_insn[16] => ~NO_FANOUT~
dx_insn[17] => ~NO_FANOUT~
dx_insn[18] => ~NO_FANOUT~
dx_insn[19] => ~NO_FANOUT~
dx_insn[20] => ~NO_FANOUT~
dx_insn[21] => ~NO_FANOUT~
dx_insn[22] => loop1[0].x1.IN1
dx_insn[22] => loop1[0].x2.IN1
dx_insn[23] => loop1[1].x1.IN1
dx_insn[23] => loop1[1].x2.IN1
dx_insn[24] => loop1[2].x1.IN1
dx_insn[24] => loop1[2].x2.IN1
dx_insn[25] => loop1[3].x1.IN1
dx_insn[25] => loop1[3].x2.IN1
dx_insn[26] => loop1[4].x1.IN1
dx_insn[26] => loop1[4].x2.IN1
dx_insn[27] => dx_lw_insn.IN1
dx_insn[28] => dx_lw_insn.IN1
dx_insn[29] => dx_lw_insn.IN1
dx_insn[30] => dx_lw_insn.IN0
dx_insn[31] => dx_lw_insn.IN1
is_bypass_hazard <= is_bypass_hazard.DB_MAX_OUTPUT_PORT_TYPE


