<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element st_bfm_qsys_tutorial_inst
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element st_bfm_qsys_tutorial_inst_clk_bfm
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element st_bfm_qsys_tutorial_inst_reset_bfm
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element st_bfm_qsys_tutorial_inst_st_in_bfm
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element st_bfm_qsys_tutorial_inst_st_out_bfm
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="st_bfm_project.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="true" />
 <instanceScript></instanceScript>
 <module
   kind="st_bfm_qsys_tutorial"
   version="1.0"
   enabled="1"
   name="st_bfm_qsys_tutorial_inst">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID">st_bfm_qsys_tutorial</parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
 </module>
 <module
   kind="altera_avalon_clock_source"
   version="13.1"
   enabled="1"
   name="st_bfm_qsys_tutorial_inst_clk_bfm">
  <parameter name="CLOCK_RATE" value="50000000" />
  <parameter name="CLOCK_UNIT" value="1" />
 </module>
 <module
   kind="altera_avalon_reset_source"
   version="13.1"
   enabled="1"
   name="st_bfm_qsys_tutorial_inst_reset_bfm">
  <parameter name="ASSERT_HIGH_RESET" value="1" />
  <parameter name="INITIAL_RESET_CYCLES" value="50" />
 </module>
 <module
   kind="altera_avalon_st_source_bfm"
   version="13.1"
   enabled="1"
   name="st_bfm_qsys_tutorial_inst_st_in_bfm">
  <parameter name="USE_PACKET" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="USE_ERROR" value="1" />
  <parameter name="USE_READY" value="1" />
  <parameter name="USE_VALID" value="1" />
  <parameter name="USE_EMPTY" value="1" />
  <parameter name="ST_SYMBOL_W" value="8" />
  <parameter name="ST_NUMSYMBOLS" value="4" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ST_ERROR_W" value="3" />
  <parameter name="ST_READY_LATENCY" value="0" />
  <parameter name="ST_BEATSPERCYCLE" value="1" />
  <parameter name="ST_MAX_CHANNELS" value="7" />
  <parameter name="ST_ERROR_DESCRIPTOR" value="" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <module
   kind="altera_avalon_st_sink_bfm"
   version="13.1"
   enabled="1"
   name="st_bfm_qsys_tutorial_inst_st_out_bfm">
  <parameter name="USE_PACKET" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="USE_ERROR" value="1" />
  <parameter name="USE_READY" value="1" />
  <parameter name="USE_VALID" value="1" />
  <parameter name="USE_EMPTY" value="1" />
  <parameter name="ST_SYMBOL_W" value="8" />
  <parameter name="ST_NUMSYMBOLS" value="4" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ST_ERROR_W" value="3" />
  <parameter name="ST_READY_LATENCY" value="0" />
  <parameter name="ST_BEATSPERCYCLE" value="1" />
  <parameter name="ST_MAX_CHANNELS" value="7" />
  <parameter name="ST_ERROR_DESCRIPTOR" value="" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <connection
   kind="clock"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_clk_bfm.clk"
   end="st_bfm_qsys_tutorial_inst.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_clk_bfm.clk"
   end="st_bfm_qsys_tutorial_inst_reset_bfm.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_reset_bfm.reset"
   end="st_bfm_qsys_tutorial_inst.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_clk_bfm.clk"
   end="st_bfm_qsys_tutorial_inst_st_in_bfm.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_reset_bfm.reset"
   end="st_bfm_qsys_tutorial_inst_st_in_bfm.clk_reset" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_st_in_bfm.src"
   end="st_bfm_qsys_tutorial_inst.st_in" />
 <connection
   kind="clock"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_clk_bfm.clk"
   end="st_bfm_qsys_tutorial_inst_st_out_bfm.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst_reset_bfm.reset"
   end="st_bfm_qsys_tutorial_inst_st_out_bfm.clk_reset" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="st_bfm_qsys_tutorial_inst.st_out"
   end="st_bfm_qsys_tutorial_inst_st_out_bfm.sink" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="false" />
</system>
