<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">
  <title>26th DistSys Reading Group - Cache coherence - Max Inden</title>
  <meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>

<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">


<meta name="author" content="Max Inden" /><meta name="description" content="We have long been planning to cover the caching mechanisms in CPUs. As a shared knowledge base for the discussions in this session we chose the following two articles by Martin Thompson among other things known for his work on the LMAX Disruptor:
CPU Cache Flushing Fallacy including a good overview over the different caches in modern Intel CPUs.
Write Combining exemplifying the advanced mechanisms one can find in today&amp;rsquo;s CPUs and how one can make use of them." />






<meta name="generator" content="Hugo 0.101.0 with theme even" />


<link rel="canonical" href="https://max-inden.de/post/2020-05-18-26th-paper-club/" />
<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/manifest.json">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">



<link href="/sass/main.min.b5a744db6de49a86cadafb3b70f555ab443f83c307a483402259e94726b045ff.css" rel="stylesheet">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css" integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin="anonymous">


<meta property="og:title" content="26th DistSys Reading Group - Cache coherence" />
<meta property="og:description" content="We have long been planning to cover the caching mechanisms in CPUs. As a shared knowledge base for the discussions in this session we chose the following two articles by Martin Thompson among other things known for his work on the LMAX Disruptor:
CPU Cache Flushing Fallacy including a good overview over the different caches in modern Intel CPUs.
Write Combining exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one can make use of them." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://max-inden.de/post/2020-05-18-26th-paper-club/" /><meta property="article:section" content="post" />
<meta property="article:published_time" content="2020-05-18T00:00:00+00:00" />
<meta property="article:modified_time" content="2020-05-18T00:00:00+00:00" />

<meta itemprop="name" content="26th DistSys Reading Group - Cache coherence">
<meta itemprop="description" content="We have long been planning to cover the caching mechanisms in CPUs. As a shared knowledge base for the discussions in this session we chose the following two articles by Martin Thompson among other things known for his work on the LMAX Disruptor:
CPU Cache Flushing Fallacy including a good overview over the different caches in modern Intel CPUs.
Write Combining exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one can make use of them."><meta itemprop="datePublished" content="2020-05-18T00:00:00+00:00" />
<meta itemprop="dateModified" content="2020-05-18T00:00:00+00:00" />
<meta itemprop="wordCount" content="295">
<meta itemprop="keywords" content="tech,paper,distributed-systems,CPU,cache," /><meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="26th DistSys Reading Group - Cache coherence"/>
<meta name="twitter:description" content="We have long been planning to cover the caching mechanisms in CPUs. As a shared knowledge base for the discussions in this session we chose the following two articles by Martin Thompson among other things known for his work on the LMAX Disruptor:
CPU Cache Flushing Fallacy including a good overview over the different caches in modern Intel CPUs.
Write Combining exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one can make use of them."/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->

</head>
<body>
  <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">Max Inden</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <a href="/">
        <li class="mobile-menu-item">Home</li>
      </a><a href="/resume">
        <li class="mobile-menu-item">Resume</li>
      </a><a href="/readings">
        <li class="mobile-menu-item">Readings</li>
      </a><a href="/post/">
        <li class="mobile-menu-item">Archive</li>
      </a><a href="/tags/">
        <li class="mobile-menu-item">Tags</li>
      </a><a href="/about/">
        <li class="mobile-menu-item">About</li>
      </a>
  </ul>

  


</nav>

  <div class="container" id="mobile-panel">
    <header id="header" class="header">
        <div class="logo-wrapper">
  <a href="/" class="logo">Max Inden</a>
</div>





<nav class="site-navbar">
  <ul id="menu" class="menu">
    <li class="menu-item">
        <a class="menu-item-link" href="/">Home</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/resume">Resume</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/readings">Readings</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/post/">Archive</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/tags/">Tags</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/about/">About</a>
      </li>
  </ul>
</nav>

    </header>

    <main id="main" class="main">
      <div class="content-wrapper">
        <div id="content" class="content">
          <article class="post">
    
    <header class="post-header">
      <h1 class="post-title">26th DistSys Reading Group - Cache coherence</h1>

      <div class="post-meta">
        <span class="post-time"> 2020-05-18 </span>
        
        
      </div>
    </header>

    <div class="post-toc" id="post-toc">
  <h2 class="post-toc-title">Contents</h2>
  <div class="post-toc-content always-active">
    <nav id="TableOfContents"></nav>
  </div>
</div>
    <div class="post-content">
      <p>We have long been planning to cover the caching mechanisms in CPUs. As a shared
knowledge base for the discussions in this session we chose the following two
articles by Martin Thompson among other things known for his work on the <a href="https://lmax-exchange.github.io/disruptor/">LMAX
Disruptor</a>:</p>
<ul>
<li>
<p><a href="https://mechanical-sympathy.blogspot.com/2013/02/cpu-cache-flushing-fallacy.html">CPU Cache Flushing
Fallacy</a>
including a good overview over the different caches in modern Intel CPUs.</p>
</li>
<li>
<p><a href="https://mechanical-sympathy.blogspot.com/2011/07/write-combining.html">Write
Combining</a>
exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one
can make use of them.</p>
</li>
</ul>
<p>Below I am listing a couple of take-aways of the session as well as further
learning resources:</p>
<ul>
<li>
<p>As a rule of thumb with each cache level the access latency quadruples (L1
1ns, L2 3ns, L3 12ns, DRAM 65ns).</p>
</li>
<li>
<p>Tyler wrote <a href="https://github.com/sled-rs/sled-rs.github.io/blob/master/hardware_timing/">two great
tools</a>
to show different CPU optimizations and and the impact of synchronization
on your hardware. Make sure you have a Rust environment set up. You can run
each of them via <code>cargo run --bin &lt;name&gt; --release</code>.</p>
<ul>
<li>
<p><code>increment</code>: Comparing different ways (volatile, volatile + release fence,
volatile + seqcst fence, seqcst CAS, &hellip;) of incrementing a counter 500
million times thus showing the impact of the cache coherence protocol e.g.
load &amp; store buffer flushes.</p>
</li>
<li>
<p><code>write_combining</code>: Enabling one to see the write combining optimization in
action described by Martin Thompson in the <a href="https://mechanical-sympathy.blogspot.com/2011/07/write-combining.html">blog
post</a>
mentioned above. Looking at the latency jumps one can estimate the <em>line
fill buffer</em> length of ones CPU.</p>
</li>
</ul>
</li>
<li>
<p>During the session Tyler often showed excerpts from the Intel manuals, in particular:</p>
<ul>
<li>
<p>Chapter 8 and 11 from the <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html">Software developers
manual</a>.
It is worth taking a look at the memory ordering section in 8.2.2.</p>
</li>
<li>
<p><a href="https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf">Optimization reference
manual</a></p>
</li>
</ul>
</li>
<li>
<p>CPUs expose a lot of performance metrics. On Linux and with Intel Sandy bridge
CPUs one can take a look at <a href="https://www.kernel.org/doc/html/v4.12/admin-guide/pm/intel_pstate.html">the corresponding Kernel
subsystem</a>.</p>
</li>
</ul>

    </div>

    <div class="post-copyright">
  <p class="copyright-item">
    <span class="item-title">Author</span>
    <span class="item-content">Max Inden</span>
  </p>
  <p class="copyright-item">
    <span class="item-title">LastMod</span>
    <span class="item-content">
        2020-05-18
        
    </span>
  </p>
  
  
</div>
<footer class="post-footer">
      <div class="post-tags">
          <a href="/tags/tech/">tech</a>
          <a href="/tags/paper/">paper</a>
          <a href="/tags/distributed-systems/">distributed-systems</a>
          <a href="/tags/cpu/">CPU</a>
          <a href="/tags/cache/">cache</a>
          </div>
      <nav class="post-nav">
        <a class="prev" href="/post/2020-06-19-latencies/">
            <i class="iconfont icon-left"></i>
            <span class="prev-text nav-default">Know your latencies</span>
            <span class="prev-text nav-mobile">Prev</span>
          </a>
        <a class="next" href="/post/2020-04-27-25th-paper-club/">
            <span class="next-text nav-default">25th DistSys Reading Group - Fair queuing</span>
            <span class="next-text nav-mobile">Next</span>
            <i class="iconfont icon-right"></i>
          </a>
      </nav>
    </footer>
  </article>
        </div>
        

  

  

      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="social-links">
      <a href="mailto:mail@max-inden.de" class="iconfont icon-email" title="email"></a>
      <a href="https://twitter.com/mxinden" class="iconfont icon-twitter" title="twitter"></a>
      <a href="https://github.com/mxinden/" class="iconfont icon-github" title="github"></a>
  <a href="https://max-inden.de/index.xml" type="application/rss+xml" class="iconfont icon-rss" title="rss"></a>
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - 
    <a class="theme-link" href="https://github.com/olOwOlo/hugo-theme-even">Even</a>
  </span>

  

  <span class="copyright-year">
    &copy; 
    2016 - 
    2022<span class="heart"><i class="iconfont icon-heart"></i></span><span>Max Inden</span>
  </span>
</div>

    </footer>

    <div class="back-to-top" id="back-to-top">
      <i class="iconfont icon-up"></i>
    </div>
  </div>
  
  <script src="https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js" integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin="anonymous"></script>
  <script src="https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js" integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin="anonymous"></script>
  <script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js" integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin="anonymous"></script>



<script type="text/javascript" src="/js/main.min.4ae89da218555efa0e7093a20b92017d2e1202b66fff9fc2edf4cb8d44b44c6e.js"></script>








</body>
</html>
