/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az936-379
+ date
Mon May  8 19:34:14 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1683574454
+ CACTUS_STARTTIME=1683574454
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      May 08 2023 (19:26:41)
Run date:          May 08 2023 (19:34:15+0000)
Run host:          fv-az936-379 (pid=100728)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az936-379
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110612KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=05dbd4f3-4cff-3b4f-a179-c3ee07ff205f, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1036-azure, OSVersion="#43-Ubuntu SMP Wed Mar 29 16:11:05 UTC 2023", HostName=fv-az936-379, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110612KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00287223 sec
      iterations=10000000... time=0.0297527 sec
      iterations=100000000... time=0.30649 sec
      iterations=400000000... time=1.1682 sec
      iterations=400000000... time=0.855133 sec
      result: 2.5554 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00266723 sec
      iterations=10000000... time=0.0283547 sec
      iterations=100000000... time=0.305219 sec
      iterations=400000000... time=1.21559 sec
      result: 10.5299 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00178402 sec
      iterations=10000000... time=0.018425 sec
      iterations=100000000... time=0.19557 sec
      iterations=600000000... time=1.15676 sec
      result: 8.29907 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000135001 sec
      iterations=10000... time=0.00126861 sec
      iterations=100000... time=0.0144793 sec
      iterations=1000000... time=0.153268 sec
      iterations=7000000... time=1.01738 sec
      result: 1.4534 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000470905 sec
      iterations=10000... time=0.00451975 sec
      iterations=100000... time=0.0514769 sec
      iterations=1000000... time=0.506581 sec
      iterations=2000000... time=0.993039 sec
      iterations=4000000... time=1.9428 sec
      result: 4.857 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.4401e-05 sec
      iterations=1000... time=0.0002418 sec
      iterations=10000... time=0.00296791 sec
      iterations=100000... time=0.0267367 sec
      iterations=1000000... time=0.279584 sec
      iterations=4000000... time=1.16618 sec
      result: 84.2956 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=5.6e-06 sec
      iterations=10... time=4.27e-05 sec
      iterations=100... time=0.000467905 sec
      iterations=1000... time=0.00501445 sec
      iterations=10000... time=0.0518706 sec
      iterations=100000... time=0.496951 sec
      iterations=200000... time=1.00774 sec
      result: 39.0196 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.3e-06 sec
      iterations=10000... time=4.6001e-05 sec
      iterations=100000... time=0.000259202 sec
      iterations=1000000... time=0.00284673 sec
      iterations=10000000... time=0.0327836 sec
      iterations=100000000... time=0.293952 sec
      iterations=400000000... time=1.17173 sec
      result: 0.366166 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.13e-05 sec
      iterations=10000... time=0.000217602 sec
      iterations=100000... time=0.00235232 sec
      iterations=1000000... time=0.0244452 sec
      iterations=10000000... time=0.249032 sec
      iterations=40000000... time=0.971128 sec
      iterations=80000000... time=1.94909 sec
      result: 3.04545 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.5e-06 sec
      iterations=100... time=5.2601e-05 sec
      iterations=1000... time=0.000540005 sec
      iterations=10000... time=0.00550776 sec
      iterations=100000... time=0.0606039 sec
      iterations=1000000... time=0.58013 sec
      iterations=2000000... time=1.17227 sec
      result: 41.929 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.9e-06 sec
      iterations=10... time=9.5301e-05 sec
      iterations=100... time=0.000851509 sec
      iterations=1000... time=0.00906809 sec
      iterations=10000... time=0.0940604 sec
      iterations=100000... time=0.91163 sec
      iterations=200000... time=1.86751 sec
      result: 21.0556 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.18e-05 sec
      iterations=10... time=0.000280903 sec
      iterations=100... time=0.00265143 sec
      iterations=1000... time=0.0270663 sec
      iterations=10000... time=0.254843 sec
      iterations=40000... time=1.04051 sec
      result: 0.0664287 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.63e-05 sec
      iterations=10... time=0.000377904 sec
      iterations=100... time=0.00413194 sec
      iterations=1000... time=0.0420965 sec
      iterations=10000... time=0.413058 sec
      iterations=30000... time=1.26231 sec
      result: 0.289161 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00560146 sec
      iterations=10... time=0.0653293 sec
      iterations=100... time=0.619019 sec
      iterations=200... time=1.22628 sec
      result: 0.401274 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00319399 sec
      iterations=10000000... time=0.0326222 sec
      iterations=100000000... time=0.310708 sec
      iterations=400000000... time=1.20777 sec
      iterations=400000000... time=0.889224 sec
      result: 2.51138 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00298638 sec
      iterations=10000000... time=0.0313907 sec
      iterations=100000000... time=0.304518 sec
      iterations=400000000... time=1.24233 sec
      result: 10.3032 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00222187 sec
      iterations=10000000... time=0.0196651 sec
      iterations=100000000... time=0.193278 sec
      iterations=600000000... time=1.18343 sec
      result: 8.11199 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000152802 sec
      iterations=10000... time=0.00247648 sec
      iterations=100000... time=0.0196073 sec
      iterations=1000000... time=0.155427 sec
      iterations=7000000... time=1.08873 sec
      result: 1.55533 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000758509 sec
      iterations=10000... time=0.00502406 sec
      iterations=100000... time=0.055396 sec
      iterations=1000000... time=0.530161 sec
      iterations=2000000... time=1.05359 sec
      result: 5.26793 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.65e-06 sec
      iterations=100... time=2.505e-05 sec
      iterations=1000... time=0.000282554 sec
      iterations=10000... time=0.00303133 sec
      iterations=100000... time=0.0292467 sec
      iterations=1000000... time=0.295791 sec
      iterations=4000000... time=1.20028 sec
      result: 81.901 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.45e-06 sec
      iterations=10... time=6.0451e-05 sec
      iterations=100... time=0.000634157 sec
      iterations=1000... time=0.00502731 sec
      iterations=10000... time=0.0498255 sec
      iterations=100000... time=0.51477 sec
      iterations=200000... time=0.982531 sec
      iterations=400000... time=2.00603 sec
      result: 39.2035 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.05e-06 sec
      iterations=10000... time=2.475e-05 sec
      iterations=100000... time=0.000265203 sec
      iterations=1000000... time=0.00298888 sec
      iterations=10000000... time=0.0292817 sec
      iterations=100000000... time=0.297445 sec
      iterations=400000000... time=1.2111 sec
      result: 0.37847 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.925e-05 sec
      iterations=10000... time=0.000166651 sec
      iterations=100000... time=0.00215402 sec
      iterations=1000000... time=0.0217504 sec
      iterations=10000000... time=0.211747 sec
      iterations=50000000... time=1.07725 sec
      result: 2.69312 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.85e-06 sec
      iterations=100... time=3.595e-05 sec
      iterations=1000... time=0.000382004 sec
      iterations=10000... time=0.0044992 sec
      iterations=100000... time=0.0432586 sec
      iterations=1000000... time=0.447099 sec
      iterations=2000000... time=0.893126 sec
      iterations=4000000... time=1.7949 sec
      result: 54.7686 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.75e-06 sec
      iterations=10... time=0.000117551 sec
      iterations=100... time=0.000954105 sec
      iterations=1000... time=0.0093349 sec
      iterations=10000... time=0.0948165 sec
      iterations=100000... time=0.942078 sec
      iterations=200000... time=1.88427 sec
      result: 20.8684 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.6e-06 sec
      iterations=10... time=2.41505e-05 sec
      iterations=100... time=0.000299353 sec
      iterations=1000... time=0.00298963 sec
      iterations=10000... time=0.0293862 sec
      iterations=100000... time=0.304528 sec
      iterations=400000... time=1.21674 sec
      result: 0.239658 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.18e-05 sec
      iterations=10... time=0.000138701 sec
      iterations=100... time=0.00197602 sec
      iterations=1000... time=0.0142893 sec
      iterations=10000... time=0.148943 sec
      iterations=70000... time=1.03717 sec
      result: 0.39361 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00175416 sec
      iterations=10... time=0.0160701 sec
      iterations=100... time=0.163882 sec
      iterations=700... time=1.1683 sec
      result: 1.47416 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon May  8 19:35:14 UTC 2023
+ echo Done.
Done.
  Elapsed time: 60.2 s
