Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 16:42:32 2019
| Host         : BJRR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file counter_with_button_control_sets_placed.rpt
| Design       : counter_with_button
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------+--------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      | Enable Signal |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+---------------+--------------------------------------------------------+------------------+----------------+
|  nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz   |               |                                                        |                3 |              7 |
|  nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz   |               | nolabel_line83/nolabel_line22/selector[2]              |                6 |              7 |
|  nolabel_line83/nolabel_line13/decena_reg[3]_i_2_n_0    |               |                                                        |                2 |              8 |
|  nolabel_line83/nolabel_line14/decena_reg[3]_i_2__0_n_0 |               |                                                        |                2 |              8 |
|  clk_IBUF_BUFG                                          |               |                                                        |                6 |             12 |
|  clk_IBUF_BUFG                                          |               | nolabel_line46/flip1/SR[0]                             |                4 |             14 |
|  clk_IBUF_BUFG                                          |               | nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1 |                7 |             27 |
+---------------------------------------------------------+---------------+--------------------------------------------------------+------------------+----------------+


