// Seed: 1264454991
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output wire id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    output uwire id_8,
    output tri1 id_9,
    input tri module_0,
    input supply0 id_11,
    input wire id_12,
    output tri0 id_13
);
  assign id_8 = 1 & 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    output wand id_7
);
  assign id_0 = 1'b0 <= 1'h0;
  module_0(
      id_6, id_5, id_0, id_5, id_6, id_4, id_5, id_2, id_7, id_0, id_3, id_5, id_5, id_7
  );
endmodule
