ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB216:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 72 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 72 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 72 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 3


  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 72 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 72 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 73 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 73 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 73 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 73 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 73 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 80 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE216:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_ADC_MspInit:
  92              	.LVL0:
  93              	.LFB217:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 89 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 89 1 is_stmt 0 view .LVU15
  99 0000 30B5     		push	{r4, r5, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 12
 102              		.cfi_offset 4, -12
 103              		.cfi_offset 5, -8
 104              		.cfi_offset 14, -4
 105 0002 89B0     		sub	sp, sp, #36
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 90 3 is_stmt 1 view .LVU16
 109              		.loc 1 90 20 is_stmt 0 view .LVU17
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 116              		.loc 1 91 3 is_stmt 1 view .LVU18
 117              		.loc 1 91 10 is_stmt 0 view .LVU19
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 91 5 view .LVU20
 120 0012 03F18043 		add	r3, r3, #1073741824
 121 0016 03F59033 		add	r3, r3, #73728
 122 001a 9A42     		cmp	r2, r3
 123 001c 01D0     		beq	.L9
 124              	.LVL1:
 125              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 120:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 121:Core/Src/stm32f4xx_hal_msp.c ****     {
 122:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 123:Core/Src/stm32f4xx_hal_msp.c ****     }
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c ****   }
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c **** }
 126              		.loc 1 132 1 view .LVU21
 127 001e 09B0     		add	sp, sp, #36
 128              	.LCFI4:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 12
 131              		@ sp needed
 132 0020 30BD     		pop	{r4, r5, pc}
 133              	.LVL2:
 134              	.L9:
 135              	.LCFI5:
 136              		.cfi_restore_state
 137              		.loc 1 132 1 view .LVU22
 138 0022 0446     		mov	r4, r0
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 97 5 is_stmt 1 view .LVU23
 140              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 97 5 view .LVU24
 142 0024 0025     		movs	r5, #0
 143 0026 0195     		str	r5, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 97 5 view .LVU25
 145 0028 03F58C33 		add	r3, r3, #71680
 146 002c 5A6C     		ldr	r2, [r3, #68]
 147 002e 42F48072 		orr	r2, r2, #256
 148 0032 5A64     		str	r2, [r3, #68]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 97 5 view .LVU26
 150 0034 5A6C     		ldr	r2, [r3, #68]
 151 0036 02F48072 		and	r2, r2, #256
 152 003a 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 6


  97:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 97 5 view .LVU27
 154 003c 019A     		ldr	r2, [sp, #4]
 155              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 99 5 view .LVU29
 158              	.LBB5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 99 5 view .LVU30
 160 003e 0295     		str	r5, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 99 5 view .LVU31
 162 0040 1A6B     		ldr	r2, [r3, #48]
 163 0042 42F00202 		orr	r2, r2, #2
 164 0046 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 99 5 view .LVU32
 166 0048 1B6B     		ldr	r3, [r3, #48]
 167 004a 03F00203 		and	r3, r3, #2
 168 004e 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 99 5 view .LVU33
 170 0050 029B     		ldr	r3, [sp, #8]
 171              	.LBE5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 99 5 view .LVU34
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 103 5 view .LVU35
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 103 25 is_stmt 0 view .LVU36
 175 0052 0123     		movs	r3, #1
 176 0054 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 104 5 is_stmt 1 view .LVU37
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 104 26 is_stmt 0 view .LVU38
 179 0056 0323     		movs	r3, #3
 180 0058 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 181              		.loc 1 105 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 106 5 view .LVU40
 183 005a 03A9     		add	r1, sp, #12
 184 005c 1048     		ldr	r0, .L11
 185              	.LVL3:
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 186              		.loc 1 106 5 is_stmt 0 view .LVU41
 187 005e FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 189              		.loc 1 110 5 is_stmt 1 view .LVU42
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 190              		.loc 1 110 24 is_stmt 0 view .LVU43
 191 0062 1048     		ldr	r0, .L11+4
 192 0064 104B     		ldr	r3, .L11+8
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 7


 193 0066 0360     		str	r3, [r0]
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 194              		.loc 1 111 5 is_stmt 1 view .LVU44
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195              		.loc 1 111 28 is_stmt 0 view .LVU45
 196 0068 4560     		str	r5, [r0, #4]
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 197              		.loc 1 112 5 is_stmt 1 view .LVU46
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 198              		.loc 1 112 30 is_stmt 0 view .LVU47
 199 006a 8560     		str	r5, [r0, #8]
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 200              		.loc 1 113 5 is_stmt 1 view .LVU48
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 201              		.loc 1 113 30 is_stmt 0 view .LVU49
 202 006c C560     		str	r5, [r0, #12]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 203              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 204              		.loc 1 114 27 is_stmt 0 view .LVU51
 205 006e 4FF48063 		mov	r3, #1024
 206 0072 0361     		str	r3, [r0, #16]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 207              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 208              		.loc 1 115 40 is_stmt 0 view .LVU53
 209 0074 4FF40063 		mov	r3, #2048
 210 0078 4361     		str	r3, [r0, #20]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 211              		.loc 1 116 5 is_stmt 1 view .LVU54
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 212              		.loc 1 116 37 is_stmt 0 view .LVU55
 213 007a 4FF40053 		mov	r3, #8192
 214 007e 8361     		str	r3, [r0, #24]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 215              		.loc 1 117 5 is_stmt 1 view .LVU56
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 216              		.loc 1 117 25 is_stmt 0 view .LVU57
 217 0080 4FF48073 		mov	r3, #256
 218 0084 C361     		str	r3, [r0, #28]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 219              		.loc 1 118 5 is_stmt 1 view .LVU58
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 220              		.loc 1 118 29 is_stmt 0 view .LVU59
 221 0086 0562     		str	r5, [r0, #32]
 119:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 222              		.loc 1 119 5 is_stmt 1 view .LVU60
 119:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 223              		.loc 1 119 29 is_stmt 0 view .LVU61
 224 0088 4562     		str	r5, [r0, #36]
 120:Core/Src/stm32f4xx_hal_msp.c ****     {
 225              		.loc 1 120 5 is_stmt 1 view .LVU62
 120:Core/Src/stm32f4xx_hal_msp.c ****     {
 226              		.loc 1 120 9 is_stmt 0 view .LVU63
 227 008a FFF7FEFF 		bl	HAL_DMA_Init
 228              	.LVL5:
 120:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 8


 229              		.loc 1 120 8 view .LVU64
 230 008e 18B9     		cbnz	r0, .L10
 231              	.L7:
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 232              		.loc 1 125 5 is_stmt 1 view .LVU65
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 125 5 view .LVU66
 234 0090 044B     		ldr	r3, .L11+4
 235 0092 A363     		str	r3, [r4, #56]
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 125 5 view .LVU67
 237 0094 9C63     		str	r4, [r3, #56]
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 125 5 view .LVU68
 239              		.loc 1 132 1 is_stmt 0 view .LVU69
 240 0096 C2E7     		b	.L5
 241              	.L10:
 122:Core/Src/stm32f4xx_hal_msp.c ****     }
 242              		.loc 1 122 7 is_stmt 1 view .LVU70
 243 0098 FFF7FEFF 		bl	Error_Handler
 244              	.LVL6:
 245 009c F8E7     		b	.L7
 246              	.L12:
 247 009e 00BF     		.align	2
 248              	.L11:
 249 00a0 00040240 		.word	1073873920
 250 00a4 00000000 		.word	hdma_adc1
 251 00a8 10640240 		.word	1073898512
 252              		.cfi_endproc
 253              	.LFE217:
 255              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 256              		.align	1
 257              		.global	HAL_ADC_MspDeInit
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	HAL_ADC_MspDeInit:
 263              	.LVL7:
 264              	.LFB218:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c **** /**
 135:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 136:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 137:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 138:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f4xx_hal_msp.c **** */
 140:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 141:Core/Src/stm32f4xx_hal_msp.c **** {
 265              		.loc 1 141 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 142:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 269              		.loc 1 142 3 view .LVU72
 270              		.loc 1 142 10 is_stmt 0 view .LVU73
 271 0000 0268     		ldr	r2, [r0]
 272              		.loc 1 142 5 view .LVU74
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 9


 273 0002 094B     		ldr	r3, .L20
 274 0004 9A42     		cmp	r2, r3
 275 0006 00D0     		beq	.L19
 276 0008 7047     		bx	lr
 277              	.L19:
 141:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 278              		.loc 1 141 1 view .LVU75
 279 000a 10B5     		push	{r4, lr}
 280              	.LCFI6:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 4, -8
 283              		.cfi_offset 14, -4
 284 000c 0446     		mov	r4, r0
 143:Core/Src/stm32f4xx_hal_msp.c ****   {
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 148:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 285              		.loc 1 148 5 is_stmt 1 view .LVU76
 286 000e 074A     		ldr	r2, .L20+4
 287 0010 536C     		ldr	r3, [r2, #68]
 288 0012 23F48073 		bic	r3, r3, #256
 289 0016 5364     		str	r3, [r2, #68]
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 152:Core/Src/stm32f4xx_hal_msp.c ****     */
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 290              		.loc 1 153 5 view .LVU77
 291 0018 0121     		movs	r1, #1
 292 001a 0548     		ldr	r0, .L20+8
 293              	.LVL8:
 294              		.loc 1 153 5 is_stmt 0 view .LVU78
 295 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 296              	.LVL9:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 297              		.loc 1 156 5 is_stmt 1 view .LVU79
 298 0020 A06B     		ldr	r0, [r4, #56]
 299 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 300              	.LVL10:
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c ****   }
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c **** }
 301              		.loc 1 162 1 is_stmt 0 view .LVU80
 302 0026 10BD     		pop	{r4, pc}
 303              	.LVL11:
 304              	.L21:
 305              		.loc 1 162 1 view .LVU81
 306              		.align	2
 307              	.L20:
 308 0028 00200140 		.word	1073815552
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 10


 309 002c 00380240 		.word	1073887232
 310 0030 00040240 		.word	1073873920
 311              		.cfi_endproc
 312              	.LFE218:
 314              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 315              		.align	1
 316              		.global	HAL_SPI_MspInit
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 321              	HAL_SPI_MspInit:
 322              	.LVL12:
 323              	.LFB219:
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c **** /**
 165:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 166:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 167:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 168:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 169:Core/Src/stm32f4xx_hal_msp.c **** */
 170:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 171:Core/Src/stm32f4xx_hal_msp.c **** {
 324              		.loc 1 171 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 32
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328              		.loc 1 171 1 is_stmt 0 view .LVU83
 329 0000 00B5     		push	{lr}
 330              	.LCFI7:
 331              		.cfi_def_cfa_offset 4
 332              		.cfi_offset 14, -4
 333 0002 89B0     		sub	sp, sp, #36
 334              	.LCFI8:
 335              		.cfi_def_cfa_offset 40
 172:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 336              		.loc 1 172 3 is_stmt 1 view .LVU84
 337              		.loc 1 172 20 is_stmt 0 view .LVU85
 338 0004 0023     		movs	r3, #0
 339 0006 0393     		str	r3, [sp, #12]
 340 0008 0493     		str	r3, [sp, #16]
 341 000a 0593     		str	r3, [sp, #20]
 342 000c 0693     		str	r3, [sp, #24]
 343 000e 0793     		str	r3, [sp, #28]
 173:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 344              		.loc 1 173 3 is_stmt 1 view .LVU86
 345              		.loc 1 173 10 is_stmt 0 view .LVU87
 346 0010 0268     		ldr	r2, [r0]
 347              		.loc 1 173 5 view .LVU88
 348 0012 154B     		ldr	r3, .L26
 349 0014 9A42     		cmp	r2, r3
 350 0016 02D0     		beq	.L25
 351              	.LVL13:
 352              	.L22:
 174:Core/Src/stm32f4xx_hal_msp.c ****   {
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 11


 178:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 183:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 184:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 185:Core/Src/stm32f4xx_hal_msp.c ****     */
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c ****   }
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c **** }
 353              		.loc 1 198 1 view .LVU89
 354 0018 09B0     		add	sp, sp, #36
 355              	.LCFI9:
 356              		.cfi_remember_state
 357              		.cfi_def_cfa_offset 4
 358              		@ sp needed
 359 001a 5DF804FB 		ldr	pc, [sp], #4
 360              	.LVL14:
 361              	.L25:
 362              	.LCFI10:
 363              		.cfi_restore_state
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 364              		.loc 1 179 5 is_stmt 1 view .LVU90
 365              	.LBB6:
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 366              		.loc 1 179 5 view .LVU91
 367 001e 0021     		movs	r1, #0
 368 0020 0191     		str	r1, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 369              		.loc 1 179 5 view .LVU92
 370 0022 03F58433 		add	r3, r3, #67584
 371 0026 5A6C     		ldr	r2, [r3, #68]
 372 0028 42F48052 		orr	r2, r2, #4096
 373 002c 5A64     		str	r2, [r3, #68]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 374              		.loc 1 179 5 view .LVU93
 375 002e 5A6C     		ldr	r2, [r3, #68]
 376 0030 02F48052 		and	r2, r2, #4096
 377 0034 0192     		str	r2, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 378              		.loc 1 179 5 view .LVU94
 379 0036 019A     		ldr	r2, [sp, #4]
 380              	.LBE6:
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 381              		.loc 1 179 5 view .LVU95
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 12


 382              		.loc 1 181 5 view .LVU96
 383              	.LBB7:
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 384              		.loc 1 181 5 view .LVU97
 385 0038 0291     		str	r1, [sp, #8]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 386              		.loc 1 181 5 view .LVU98
 387 003a 1A6B     		ldr	r2, [r3, #48]
 388 003c 42F00102 		orr	r2, r2, #1
 389 0040 1A63     		str	r2, [r3, #48]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 390              		.loc 1 181 5 view .LVU99
 391 0042 1B6B     		ldr	r3, [r3, #48]
 392 0044 03F00103 		and	r3, r3, #1
 393 0048 0293     		str	r3, [sp, #8]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 394              		.loc 1 181 5 view .LVU100
 395 004a 029B     		ldr	r3, [sp, #8]
 396              	.LBE7:
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 397              		.loc 1 181 5 view .LVU101
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 398              		.loc 1 186 5 view .LVU102
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 399              		.loc 1 186 25 is_stmt 0 view .LVU103
 400 004c A023     		movs	r3, #160
 401 004e 0393     		str	r3, [sp, #12]
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 402              		.loc 1 187 5 is_stmt 1 view .LVU104
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 403              		.loc 1 187 26 is_stmt 0 view .LVU105
 404 0050 0223     		movs	r3, #2
 405 0052 0493     		str	r3, [sp, #16]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 406              		.loc 1 188 5 is_stmt 1 view .LVU106
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 407              		.loc 1 189 5 view .LVU107
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 408              		.loc 1 189 27 is_stmt 0 view .LVU108
 409 0054 0323     		movs	r3, #3
 410 0056 0693     		str	r3, [sp, #24]
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 411              		.loc 1 190 5 is_stmt 1 view .LVU109
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 412              		.loc 1 190 31 is_stmt 0 view .LVU110
 413 0058 0523     		movs	r3, #5
 414 005a 0793     		str	r3, [sp, #28]
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 415              		.loc 1 191 5 is_stmt 1 view .LVU111
 416 005c 03A9     		add	r1, sp, #12
 417 005e 0348     		ldr	r0, .L26+4
 418              	.LVL15:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 419              		.loc 1 191 5 is_stmt 0 view .LVU112
 420 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 421              	.LVL16:
 422              		.loc 1 198 1 view .LVU113
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 13


 423 0064 D8E7     		b	.L22
 424              	.L27:
 425 0066 00BF     		.align	2
 426              	.L26:
 427 0068 00300140 		.word	1073819648
 428 006c 00000240 		.word	1073872896
 429              		.cfi_endproc
 430              	.LFE219:
 432              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 433              		.align	1
 434              		.global	HAL_SPI_MspDeInit
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 439              	HAL_SPI_MspDeInit:
 440              	.LVL17:
 441              	.LFB220:
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c **** /**
 201:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 202:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 203:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 204:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 205:Core/Src/stm32f4xx_hal_msp.c **** */
 206:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 207:Core/Src/stm32f4xx_hal_msp.c **** {
 442              		.loc 1 207 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446              		.loc 1 207 1 is_stmt 0 view .LVU115
 447 0000 08B5     		push	{r3, lr}
 448              	.LCFI11:
 449              		.cfi_def_cfa_offset 8
 450              		.cfi_offset 3, -8
 451              		.cfi_offset 14, -4
 208:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 452              		.loc 1 208 3 is_stmt 1 view .LVU116
 453              		.loc 1 208 10 is_stmt 0 view .LVU117
 454 0002 0268     		ldr	r2, [r0]
 455              		.loc 1 208 5 view .LVU118
 456 0004 064B     		ldr	r3, .L32
 457 0006 9A42     		cmp	r2, r3
 458 0008 00D0     		beq	.L31
 459              	.LVL18:
 460              	.L28:
 209:Core/Src/stm32f4xx_hal_msp.c ****   {
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 213:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 217:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 218:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 219:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 14


 220:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 225:Core/Src/stm32f4xx_hal_msp.c ****   }
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c **** }
 461              		.loc 1 227 1 view .LVU119
 462 000a 08BD     		pop	{r3, pc}
 463              	.LVL19:
 464              	.L31:
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 465              		.loc 1 214 5 is_stmt 1 view .LVU120
 466 000c 054A     		ldr	r2, .L32+4
 467 000e 536C     		ldr	r3, [r2, #68]
 468 0010 23F48053 		bic	r3, r3, #4096
 469 0014 5364     		str	r3, [r2, #68]
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 470              		.loc 1 220 5 view .LVU121
 471 0016 A021     		movs	r1, #160
 472 0018 0348     		ldr	r0, .L32+8
 473              	.LVL20:
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 474              		.loc 1 220 5 is_stmt 0 view .LVU122
 475 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 476              	.LVL21:
 477              		.loc 1 227 1 view .LVU123
 478 001e F4E7     		b	.L28
 479              	.L33:
 480              		.align	2
 481              	.L32:
 482 0020 00300140 		.word	1073819648
 483 0024 00380240 		.word	1073887232
 484 0028 00000240 		.word	1073872896
 485              		.cfi_endproc
 486              	.LFE220:
 488              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_TIM_Base_MspInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	HAL_TIM_Base_MspInit:
 496              	.LVL22:
 497              	.LFB221:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c **** /**
 230:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 231:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 232:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 233:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 234:Core/Src/stm32f4xx_hal_msp.c **** */
 235:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 236:Core/Src/stm32f4xx_hal_msp.c **** {
 498              		.loc 1 236 1 is_stmt 1 view -0
 499              		.cfi_startproc
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 15


 500              		@ args = 0, pretend = 0, frame = 8
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 503              		.loc 1 236 1 is_stmt 0 view .LVU125
 504 0000 82B0     		sub	sp, sp, #8
 505              	.LCFI12:
 506              		.cfi_def_cfa_offset 8
 237:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 507              		.loc 1 237 3 is_stmt 1 view .LVU126
 508              		.loc 1 237 15 is_stmt 0 view .LVU127
 509 0002 0368     		ldr	r3, [r0]
 510              		.loc 1 237 5 view .LVU128
 511 0004 104A     		ldr	r2, .L40
 512 0006 9342     		cmp	r3, r2
 513 0008 04D0     		beq	.L38
 238:Core/Src/stm32f4xx_hal_msp.c ****   {
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 243:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 247:Core/Src/stm32f4xx_hal_msp.c ****   }
 248:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 514              		.loc 1 248 8 is_stmt 1 view .LVU129
 515              		.loc 1 248 10 is_stmt 0 view .LVU130
 516 000a B3F1804F 		cmp	r3, #1073741824
 517 000e 0ED0     		beq	.L39
 518              	.L34:
 249:Core/Src/stm32f4xx_hal_msp.c ****   {
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 252:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 253:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 254:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 258:Core/Src/stm32f4xx_hal_msp.c ****   }
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c **** }
 519              		.loc 1 260 1 view .LVU131
 520 0010 02B0     		add	sp, sp, #8
 521              	.LCFI13:
 522              		.cfi_remember_state
 523              		.cfi_def_cfa_offset 0
 524              		@ sp needed
 525 0012 7047     		bx	lr
 526              	.L38:
 527              	.LCFI14:
 528              		.cfi_restore_state
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 529              		.loc 1 243 5 is_stmt 1 view .LVU132
 530              	.LBB8:
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 16


 531              		.loc 1 243 5 view .LVU133
 532 0014 0023     		movs	r3, #0
 533 0016 0093     		str	r3, [sp]
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 534              		.loc 1 243 5 view .LVU134
 535 0018 0C4B     		ldr	r3, .L40+4
 536 001a 5A6C     		ldr	r2, [r3, #68]
 537 001c 42F00102 		orr	r2, r2, #1
 538 0020 5A64     		str	r2, [r3, #68]
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 539              		.loc 1 243 5 view .LVU135
 540 0022 5B6C     		ldr	r3, [r3, #68]
 541 0024 03F00103 		and	r3, r3, #1
 542 0028 0093     		str	r3, [sp]
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 543              		.loc 1 243 5 view .LVU136
 544 002a 009B     		ldr	r3, [sp]
 545              	.LBE8:
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 546              		.loc 1 243 5 view .LVU137
 547 002c F0E7     		b	.L34
 548              	.L39:
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 549              		.loc 1 254 5 view .LVU138
 550              	.LBB9:
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 551              		.loc 1 254 5 view .LVU139
 552 002e 0023     		movs	r3, #0
 553 0030 0193     		str	r3, [sp, #4]
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 554              		.loc 1 254 5 view .LVU140
 555 0032 064B     		ldr	r3, .L40+4
 556 0034 1A6C     		ldr	r2, [r3, #64]
 557 0036 42F00102 		orr	r2, r2, #1
 558 003a 1A64     		str	r2, [r3, #64]
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 559              		.loc 1 254 5 view .LVU141
 560 003c 1B6C     		ldr	r3, [r3, #64]
 561 003e 03F00103 		and	r3, r3, #1
 562 0042 0193     		str	r3, [sp, #4]
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 563              		.loc 1 254 5 view .LVU142
 564 0044 019B     		ldr	r3, [sp, #4]
 565              	.LBE9:
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 566              		.loc 1 254 5 view .LVU143
 567              		.loc 1 260 1 is_stmt 0 view .LVU144
 568 0046 E3E7     		b	.L34
 569              	.L41:
 570              		.align	2
 571              	.L40:
 572 0048 00000140 		.word	1073807360
 573 004c 00380240 		.word	1073887232
 574              		.cfi_endproc
 575              	.LFE221:
 577              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 578              		.align	1
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 17


 579              		.global	HAL_TIM_Encoder_MspInit
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	HAL_TIM_Encoder_MspInit:
 585              	.LVL23:
 586              	.LFB222:
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c **** /**
 263:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 264:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 265:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 266:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 267:Core/Src/stm32f4xx_hal_msp.c **** */
 268:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 269:Core/Src/stm32f4xx_hal_msp.c **** {
 587              		.loc 1 269 1 is_stmt 1 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 32
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 591              		.loc 1 269 1 is_stmt 0 view .LVU146
 592 0000 00B5     		push	{lr}
 593              	.LCFI15:
 594              		.cfi_def_cfa_offset 4
 595              		.cfi_offset 14, -4
 596 0002 89B0     		sub	sp, sp, #36
 597              	.LCFI16:
 598              		.cfi_def_cfa_offset 40
 270:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 599              		.loc 1 270 3 is_stmt 1 view .LVU147
 600              		.loc 1 270 20 is_stmt 0 view .LVU148
 601 0004 0023     		movs	r3, #0
 602 0006 0393     		str	r3, [sp, #12]
 603 0008 0493     		str	r3, [sp, #16]
 604 000a 0593     		str	r3, [sp, #20]
 605 000c 0693     		str	r3, [sp, #24]
 606 000e 0793     		str	r3, [sp, #28]
 271:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM5)
 607              		.loc 1 271 3 is_stmt 1 view .LVU149
 608              		.loc 1 271 18 is_stmt 0 view .LVU150
 609 0010 0268     		ldr	r2, [r0]
 610              		.loc 1 271 5 view .LVU151
 611 0012 134B     		ldr	r3, .L46
 612 0014 9A42     		cmp	r2, r3
 613 0016 02D0     		beq	.L45
 614              	.LVL24:
 615              	.L42:
 272:Core/Src/stm32f4xx_hal_msp.c ****   {
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 276:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 277:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 280:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 281:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM5_CH1
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 18


 282:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM5_CH2
 283:Core/Src/stm32f4xx_hal_msp.c ****     */
 284:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 285:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 288:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 289:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 294:Core/Src/stm32f4xx_hal_msp.c ****   }
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c **** }
 616              		.loc 1 296 1 view .LVU152
 617 0018 09B0     		add	sp, sp, #36
 618              	.LCFI17:
 619              		.cfi_remember_state
 620              		.cfi_def_cfa_offset 4
 621              		@ sp needed
 622 001a 5DF804FB 		ldr	pc, [sp], #4
 623              	.LVL25:
 624              	.L45:
 625              	.LCFI18:
 626              		.cfi_restore_state
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 627              		.loc 1 277 5 is_stmt 1 view .LVU153
 628              	.LBB10:
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 629              		.loc 1 277 5 view .LVU154
 630 001e 0021     		movs	r1, #0
 631 0020 0191     		str	r1, [sp, #4]
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 632              		.loc 1 277 5 view .LVU155
 633 0022 03F50B33 		add	r3, r3, #142336
 634 0026 1A6C     		ldr	r2, [r3, #64]
 635 0028 42F00802 		orr	r2, r2, #8
 636 002c 1A64     		str	r2, [r3, #64]
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 637              		.loc 1 277 5 view .LVU156
 638 002e 1A6C     		ldr	r2, [r3, #64]
 639 0030 02F00802 		and	r2, r2, #8
 640 0034 0192     		str	r2, [sp, #4]
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 641              		.loc 1 277 5 view .LVU157
 642 0036 019A     		ldr	r2, [sp, #4]
 643              	.LBE10:
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 644              		.loc 1 277 5 view .LVU158
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 645              		.loc 1 279 5 view .LVU159
 646              	.LBB11:
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 647              		.loc 1 279 5 view .LVU160
 648 0038 0291     		str	r1, [sp, #8]
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 19


 649              		.loc 1 279 5 view .LVU161
 650 003a 1A6B     		ldr	r2, [r3, #48]
 651 003c 42F00102 		orr	r2, r2, #1
 652 0040 1A63     		str	r2, [r3, #48]
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 653              		.loc 1 279 5 view .LVU162
 654 0042 1B6B     		ldr	r3, [r3, #48]
 655 0044 03F00103 		and	r3, r3, #1
 656 0048 0293     		str	r3, [sp, #8]
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 657              		.loc 1 279 5 view .LVU163
 658 004a 029B     		ldr	r3, [sp, #8]
 659              	.LBE11:
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 660              		.loc 1 279 5 view .LVU164
 284:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 661              		.loc 1 284 5 view .LVU165
 284:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 662              		.loc 1 284 25 is_stmt 0 view .LVU166
 663 004c 0323     		movs	r3, #3
 664 004e 0393     		str	r3, [sp, #12]
 285:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 665              		.loc 1 285 5 is_stmt 1 view .LVU167
 285:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 666              		.loc 1 285 26 is_stmt 0 view .LVU168
 667 0050 0223     		movs	r3, #2
 668 0052 0493     		str	r3, [sp, #16]
 286:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 669              		.loc 1 286 5 is_stmt 1 view .LVU169
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 670              		.loc 1 287 5 view .LVU170
 288:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 671              		.loc 1 288 5 view .LVU171
 288:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 672              		.loc 1 288 31 is_stmt 0 view .LVU172
 673 0054 0793     		str	r3, [sp, #28]
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 674              		.loc 1 289 5 is_stmt 1 view .LVU173
 675 0056 03A9     		add	r1, sp, #12
 676 0058 0248     		ldr	r0, .L46+4
 677              	.LVL26:
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 678              		.loc 1 289 5 is_stmt 0 view .LVU174
 679 005a FFF7FEFF 		bl	HAL_GPIO_Init
 680              	.LVL27:
 681              		.loc 1 296 1 view .LVU175
 682 005e DBE7     		b	.L42
 683              	.L47:
 684              		.align	2
 685              	.L46:
 686 0060 000C0040 		.word	1073744896
 687 0064 00000240 		.word	1073872896
 688              		.cfi_endproc
 689              	.LFE222:
 691              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 692              		.align	1
 693              		.global	HAL_TIM_MspPostInit
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 20


 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 698              	HAL_TIM_MspPostInit:
 699              	.LVL28:
 700              	.LFB223:
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 299:Core/Src/stm32f4xx_hal_msp.c **** {
 701              		.loc 1 299 1 is_stmt 1 view -0
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 32
 704              		@ frame_needed = 0, uses_anonymous_args = 0
 705              		.loc 1 299 1 is_stmt 0 view .LVU177
 706 0000 00B5     		push	{lr}
 707              	.LCFI19:
 708              		.cfi_def_cfa_offset 4
 709              		.cfi_offset 14, -4
 710 0002 89B0     		sub	sp, sp, #36
 711              	.LCFI20:
 712              		.cfi_def_cfa_offset 40
 300:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 713              		.loc 1 300 3 is_stmt 1 view .LVU178
 714              		.loc 1 300 20 is_stmt 0 view .LVU179
 715 0004 0023     		movs	r3, #0
 716 0006 0393     		str	r3, [sp, #12]
 717 0008 0493     		str	r3, [sp, #16]
 718 000a 0593     		str	r3, [sp, #20]
 719 000c 0693     		str	r3, [sp, #24]
 720 000e 0793     		str	r3, [sp, #28]
 301:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 721              		.loc 1 301 3 is_stmt 1 view .LVU180
 722              		.loc 1 301 10 is_stmt 0 view .LVU181
 723 0010 0368     		ldr	r3, [r0]
 724              		.loc 1 301 5 view .LVU182
 725 0012 1C4A     		ldr	r2, .L54
 726 0014 9342     		cmp	r3, r2
 727 0016 05D0     		beq	.L52
 302:Core/Src/stm32f4xx_hal_msp.c ****   {
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 306:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 307:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 308:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 309:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 310:Core/Src/stm32f4xx_hal_msp.c ****     */
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 316:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 21


 321:Core/Src/stm32f4xx_hal_msp.c ****   }
 322:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM2)
 728              		.loc 1 322 8 is_stmt 1 view .LVU183
 729              		.loc 1 322 10 is_stmt 0 view .LVU184
 730 0018 B3F1804F 		cmp	r3, #1073741824
 731 001c 1AD0     		beq	.L53
 732              	.LVL29:
 733              	.L48:
 323:Core/Src/stm32f4xx_hal_msp.c ****   {
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 329:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 330:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 331:Core/Src/stm32f4xx_hal_msp.c ****     */
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 334:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 336:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 337:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 341:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 342:Core/Src/stm32f4xx_hal_msp.c ****   }
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 344:Core/Src/stm32f4xx_hal_msp.c **** }
 734              		.loc 1 344 1 view .LVU185
 735 001e 09B0     		add	sp, sp, #36
 736              	.LCFI21:
 737              		.cfi_remember_state
 738              		.cfi_def_cfa_offset 4
 739              		@ sp needed
 740 0020 5DF804FB 		ldr	pc, [sp], #4
 741              	.LVL30:
 742              	.L52:
 743              	.LCFI22:
 744              		.cfi_restore_state
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 745              		.loc 1 306 5 is_stmt 1 view .LVU186
 746              	.LBB12:
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 747              		.loc 1 306 5 view .LVU187
 748 0024 0023     		movs	r3, #0
 749 0026 0193     		str	r3, [sp, #4]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 750              		.loc 1 306 5 view .LVU188
 751 0028 174B     		ldr	r3, .L54+4
 752 002a 1A6B     		ldr	r2, [r3, #48]
 753 002c 42F00102 		orr	r2, r2, #1
 754 0030 1A63     		str	r2, [r3, #48]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 755              		.loc 1 306 5 view .LVU189
 756 0032 1B6B     		ldr	r3, [r3, #48]
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 22


 757 0034 03F00103 		and	r3, r3, #1
 758 0038 0193     		str	r3, [sp, #4]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 759              		.loc 1 306 5 view .LVU190
 760 003a 019B     		ldr	r3, [sp, #4]
 761              	.LBE12:
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 762              		.loc 1 306 5 view .LVU191
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 763              		.loc 1 311 5 view .LVU192
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 764              		.loc 1 311 25 is_stmt 0 view .LVU193
 765 003c 4FF4C063 		mov	r3, #1536
 766 0040 0393     		str	r3, [sp, #12]
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 767              		.loc 1 312 5 is_stmt 1 view .LVU194
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 768              		.loc 1 312 26 is_stmt 0 view .LVU195
 769 0042 0223     		movs	r3, #2
 770 0044 0493     		str	r3, [sp, #16]
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 771              		.loc 1 313 5 is_stmt 1 view .LVU196
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 772              		.loc 1 314 5 view .LVU197
 315:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 773              		.loc 1 315 5 view .LVU198
 315:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 774              		.loc 1 315 31 is_stmt 0 view .LVU199
 775 0046 0123     		movs	r3, #1
 776 0048 0793     		str	r3, [sp, #28]
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 777              		.loc 1 316 5 is_stmt 1 view .LVU200
 778 004a 03A9     		add	r1, sp, #12
 779 004c 0F48     		ldr	r0, .L54+8
 780              	.LVL31:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 781              		.loc 1 316 5 is_stmt 0 view .LVU201
 782 004e FFF7FEFF 		bl	HAL_GPIO_Init
 783              	.LVL32:
 784 0052 E4E7     		b	.L48
 785              	.LVL33:
 786              	.L53:
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 787              		.loc 1 328 5 is_stmt 1 view .LVU202
 788              	.LBB13:
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 789              		.loc 1 328 5 view .LVU203
 790 0054 0023     		movs	r3, #0
 791 0056 0293     		str	r3, [sp, #8]
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 792              		.loc 1 328 5 view .LVU204
 793 0058 0B4B     		ldr	r3, .L54+4
 794 005a 1A6B     		ldr	r2, [r3, #48]
 795 005c 42F00102 		orr	r2, r2, #1
 796 0060 1A63     		str	r2, [r3, #48]
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 797              		.loc 1 328 5 view .LVU205
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 23


 798 0062 1B6B     		ldr	r3, [r3, #48]
 799 0064 03F00103 		and	r3, r3, #1
 800 0068 0293     		str	r3, [sp, #8]
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 801              		.loc 1 328 5 view .LVU206
 802 006a 029B     		ldr	r3, [sp, #8]
 803              	.LBE13:
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 804              		.loc 1 328 5 view .LVU207
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 805              		.loc 1 332 5 view .LVU208
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 806              		.loc 1 332 25 is_stmt 0 view .LVU209
 807 006c 4FF40043 		mov	r3, #32768
 808 0070 0393     		str	r3, [sp, #12]
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 809              		.loc 1 333 5 is_stmt 1 view .LVU210
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 810              		.loc 1 333 26 is_stmt 0 view .LVU211
 811 0072 0223     		movs	r3, #2
 812 0074 0493     		str	r3, [sp, #16]
 334:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 813              		.loc 1 334 5 is_stmt 1 view .LVU212
 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 814              		.loc 1 335 5 view .LVU213
 336:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 815              		.loc 1 336 5 view .LVU214
 336:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 816              		.loc 1 336 31 is_stmt 0 view .LVU215
 817 0076 0123     		movs	r3, #1
 818 0078 0793     		str	r3, [sp, #28]
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 819              		.loc 1 337 5 is_stmt 1 view .LVU216
 820 007a 03A9     		add	r1, sp, #12
 821 007c 0348     		ldr	r0, .L54+8
 822              	.LVL34:
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 337 5 is_stmt 0 view .LVU217
 824 007e FFF7FEFF 		bl	HAL_GPIO_Init
 825              	.LVL35:
 826              		.loc 1 344 1 view .LVU218
 827 0082 CCE7     		b	.L48
 828              	.L55:
 829              		.align	2
 830              	.L54:
 831 0084 00000140 		.word	1073807360
 832 0088 00380240 		.word	1073887232
 833 008c 00000240 		.word	1073872896
 834              		.cfi_endproc
 835              	.LFE223:
 837              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 838              		.align	1
 839              		.global	HAL_TIM_Base_MspDeInit
 840              		.syntax unified
 841              		.thumb
 842              		.thumb_func
 844              	HAL_TIM_Base_MspDeInit:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 24


 845              	.LVL36:
 846              	.LFB224:
 345:Core/Src/stm32f4xx_hal_msp.c **** /**
 346:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 347:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 348:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 349:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 350:Core/Src/stm32f4xx_hal_msp.c **** */
 351:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 352:Core/Src/stm32f4xx_hal_msp.c **** {
 847              		.loc 1 352 1 is_stmt 1 view -0
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 0
 850              		@ frame_needed = 0, uses_anonymous_args = 0
 851              		@ link register save eliminated.
 353:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 852              		.loc 1 353 3 view .LVU220
 853              		.loc 1 353 15 is_stmt 0 view .LVU221
 854 0000 0368     		ldr	r3, [r0]
 855              		.loc 1 353 5 view .LVU222
 856 0002 0A4A     		ldr	r2, .L61
 857 0004 9342     		cmp	r3, r2
 858 0006 03D0     		beq	.L59
 354:Core/Src/stm32f4xx_hal_msp.c ****   {
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 357:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 358:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 359:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 360:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 362:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 363:Core/Src/stm32f4xx_hal_msp.c ****   }
 364:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 859              		.loc 1 364 8 is_stmt 1 view .LVU223
 860              		.loc 1 364 10 is_stmt 0 view .LVU224
 861 0008 B3F1804F 		cmp	r3, #1073741824
 862 000c 07D0     		beq	.L60
 863              	.L56:
 365:Core/Src/stm32f4xx_hal_msp.c ****   {
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 369:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 370:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 371:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 374:Core/Src/stm32f4xx_hal_msp.c ****   }
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c **** }
 864              		.loc 1 376 1 view .LVU225
 865 000e 7047     		bx	lr
 866              	.L59:
 359:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 867              		.loc 1 359 5 is_stmt 1 view .LVU226
 868 0010 02F59C32 		add	r2, r2, #79872
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 25


 869 0014 536C     		ldr	r3, [r2, #68]
 870 0016 23F00103 		bic	r3, r3, #1
 871 001a 5364     		str	r3, [r2, #68]
 872 001c 7047     		bx	lr
 873              	.L60:
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 874              		.loc 1 370 5 view .LVU227
 875 001e 044A     		ldr	r2, .L61+4
 876 0020 136C     		ldr	r3, [r2, #64]
 877 0022 23F00103 		bic	r3, r3, #1
 878 0026 1364     		str	r3, [r2, #64]
 879              		.loc 1 376 1 is_stmt 0 view .LVU228
 880 0028 F1E7     		b	.L56
 881              	.L62:
 882 002a 00BF     		.align	2
 883              	.L61:
 884 002c 00000140 		.word	1073807360
 885 0030 00380240 		.word	1073887232
 886              		.cfi_endproc
 887              	.LFE224:
 889              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 890              		.align	1
 891              		.global	HAL_TIM_Encoder_MspDeInit
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 896              	HAL_TIM_Encoder_MspDeInit:
 897              	.LVL37:
 898              	.LFB225:
 377:Core/Src/stm32f4xx_hal_msp.c **** 
 378:Core/Src/stm32f4xx_hal_msp.c **** /**
 379:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 380:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 381:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 382:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 383:Core/Src/stm32f4xx_hal_msp.c **** */
 384:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 385:Core/Src/stm32f4xx_hal_msp.c **** {
 899              		.loc 1 385 1 is_stmt 1 view -0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 0, uses_anonymous_args = 0
 903              		.loc 1 385 1 is_stmt 0 view .LVU230
 904 0000 08B5     		push	{r3, lr}
 905              	.LCFI23:
 906              		.cfi_def_cfa_offset 8
 907              		.cfi_offset 3, -8
 908              		.cfi_offset 14, -4
 386:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM5)
 909              		.loc 1 386 3 is_stmt 1 view .LVU231
 910              		.loc 1 386 18 is_stmt 0 view .LVU232
 911 0002 0268     		ldr	r2, [r0]
 912              		.loc 1 386 5 view .LVU233
 913 0004 064B     		ldr	r3, .L67
 914 0006 9A42     		cmp	r2, r3
 915 0008 00D0     		beq	.L66
 916              	.LVL38:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 26


 917              	.L63:
 387:Core/Src/stm32f4xx_hal_msp.c ****   {
 388:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 389:Core/Src/stm32f4xx_hal_msp.c **** 
 390:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 391:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 392:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 393:Core/Src/stm32f4xx_hal_msp.c **** 
 394:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 395:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM5_CH1
 396:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM5_CH2
 397:Core/Src/stm32f4xx_hal_msp.c ****     */
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ENCODER_A_Pin|ENCODER_B_Pin);
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 400:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 403:Core/Src/stm32f4xx_hal_msp.c ****   }
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c **** }
 918              		.loc 1 405 1 view .LVU234
 919 000a 08BD     		pop	{r3, pc}
 920              	.LVL39:
 921              	.L66:
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 922              		.loc 1 392 5 is_stmt 1 view .LVU235
 923 000c 054A     		ldr	r2, .L67+4
 924 000e 136C     		ldr	r3, [r2, #64]
 925 0010 23F00803 		bic	r3, r3, #8
 926 0014 1364     		str	r3, [r2, #64]
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 927              		.loc 1 398 5 view .LVU236
 928 0016 0321     		movs	r1, #3
 929 0018 0348     		ldr	r0, .L67+8
 930              	.LVL40:
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 931              		.loc 1 398 5 is_stmt 0 view .LVU237
 932 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 933              	.LVL41:
 934              		.loc 1 405 1 view .LVU238
 935 001e F4E7     		b	.L63
 936              	.L68:
 937              		.align	2
 938              	.L67:
 939 0020 000C0040 		.word	1073744896
 940 0024 00380240 		.word	1073887232
 941 0028 00000240 		.word	1073872896
 942              		.cfi_endproc
 943              	.LFE225:
 945              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 946              		.align	1
 947              		.global	HAL_UART_MspInit
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 952              	HAL_UART_MspInit:
 953              	.LVL42:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 27


 954              	.LFB226:
 406:Core/Src/stm32f4xx_hal_msp.c **** 
 407:Core/Src/stm32f4xx_hal_msp.c **** /**
 408:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 409:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 410:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 411:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 412:Core/Src/stm32f4xx_hal_msp.c **** */
 413:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 414:Core/Src/stm32f4xx_hal_msp.c **** {
 955              		.loc 1 414 1 is_stmt 1 view -0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 32
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		.loc 1 414 1 is_stmt 0 view .LVU240
 960 0000 00B5     		push	{lr}
 961              	.LCFI24:
 962              		.cfi_def_cfa_offset 4
 963              		.cfi_offset 14, -4
 964 0002 89B0     		sub	sp, sp, #36
 965              	.LCFI25:
 966              		.cfi_def_cfa_offset 40
 415:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 967              		.loc 1 415 3 is_stmt 1 view .LVU241
 968              		.loc 1 415 20 is_stmt 0 view .LVU242
 969 0004 0023     		movs	r3, #0
 970 0006 0393     		str	r3, [sp, #12]
 971 0008 0493     		str	r3, [sp, #16]
 972 000a 0593     		str	r3, [sp, #20]
 973 000c 0693     		str	r3, [sp, #24]
 974 000e 0793     		str	r3, [sp, #28]
 416:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 975              		.loc 1 416 3 is_stmt 1 view .LVU243
 976              		.loc 1 416 11 is_stmt 0 view .LVU244
 977 0010 0268     		ldr	r2, [r0]
 978              		.loc 1 416 5 view .LVU245
 979 0012 03F18043 		add	r3, r3, #1073741824
 980 0016 03F58833 		add	r3, r3, #69632
 981 001a 9A42     		cmp	r2, r3
 982 001c 02D0     		beq	.L72
 983              	.LVL43:
 984              	.L69:
 417:Core/Src/stm32f4xx_hal_msp.c ****   {
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 421:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 422:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 423:Core/Src/stm32f4xx_hal_msp.c **** 
 424:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 425:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 426:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> USART1_TX
 427:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> USART1_RX
 428:Core/Src/stm32f4xx_hal_msp.c ****     */
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 430:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 431:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 28


 432:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 433:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 434:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 436:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 438:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 439:Core/Src/stm32f4xx_hal_msp.c ****   }
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c **** }
 985              		.loc 1 441 1 view .LVU246
 986 001e 09B0     		add	sp, sp, #36
 987              	.LCFI26:
 988              		.cfi_remember_state
 989              		.cfi_def_cfa_offset 4
 990              		@ sp needed
 991 0020 5DF804FB 		ldr	pc, [sp], #4
 992              	.LVL44:
 993              	.L72:
 994              	.LCFI27:
 995              		.cfi_restore_state
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 996              		.loc 1 422 5 is_stmt 1 view .LVU247
 997              	.LBB14:
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 998              		.loc 1 422 5 view .LVU248
 999 0024 0021     		movs	r1, #0
 1000 0026 0191     		str	r1, [sp, #4]
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 1001              		.loc 1 422 5 view .LVU249
 1002 0028 03F59433 		add	r3, r3, #75776
 1003 002c 5A6C     		ldr	r2, [r3, #68]
 1004 002e 42F01002 		orr	r2, r2, #16
 1005 0032 5A64     		str	r2, [r3, #68]
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 1006              		.loc 1 422 5 view .LVU250
 1007 0034 5A6C     		ldr	r2, [r3, #68]
 1008 0036 02F01002 		and	r2, r2, #16
 1009 003a 0192     		str	r2, [sp, #4]
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 1010              		.loc 1 422 5 view .LVU251
 1011 003c 019A     		ldr	r2, [sp, #4]
 1012              	.LBE14:
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 1013              		.loc 1 422 5 view .LVU252
 424:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1014              		.loc 1 424 5 view .LVU253
 1015              	.LBB15:
 424:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1016              		.loc 1 424 5 view .LVU254
 1017 003e 0291     		str	r1, [sp, #8]
 424:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1018              		.loc 1 424 5 view .LVU255
 1019 0040 1A6B     		ldr	r2, [r3, #48]
 1020 0042 42F00202 		orr	r2, r2, #2
 1021 0046 1A63     		str	r2, [r3, #48]
 424:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 29


 1022              		.loc 1 424 5 view .LVU256
 1023 0048 1B6B     		ldr	r3, [r3, #48]
 1024 004a 03F00203 		and	r3, r3, #2
 1025 004e 0293     		str	r3, [sp, #8]
 424:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1026              		.loc 1 424 5 view .LVU257
 1027 0050 029B     		ldr	r3, [sp, #8]
 1028              	.LBE15:
 424:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1029              		.loc 1 424 5 view .LVU258
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1030              		.loc 1 429 5 view .LVU259
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1031              		.loc 1 429 25 is_stmt 0 view .LVU260
 1032 0052 C023     		movs	r3, #192
 1033 0054 0393     		str	r3, [sp, #12]
 430:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1034              		.loc 1 430 5 is_stmt 1 view .LVU261
 430:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1035              		.loc 1 430 26 is_stmt 0 view .LVU262
 1036 0056 0223     		movs	r3, #2
 1037 0058 0493     		str	r3, [sp, #16]
 431:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1038              		.loc 1 431 5 is_stmt 1 view .LVU263
 432:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1039              		.loc 1 432 5 view .LVU264
 432:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1040              		.loc 1 432 27 is_stmt 0 view .LVU265
 1041 005a 0323     		movs	r3, #3
 1042 005c 0693     		str	r3, [sp, #24]
 433:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1043              		.loc 1 433 5 is_stmt 1 view .LVU266
 433:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1044              		.loc 1 433 31 is_stmt 0 view .LVU267
 1045 005e 0723     		movs	r3, #7
 1046 0060 0793     		str	r3, [sp, #28]
 434:Core/Src/stm32f4xx_hal_msp.c **** 
 1047              		.loc 1 434 5 is_stmt 1 view .LVU268
 1048 0062 03A9     		add	r1, sp, #12
 1049 0064 0148     		ldr	r0, .L73
 1050              	.LVL45:
 434:Core/Src/stm32f4xx_hal_msp.c **** 
 1051              		.loc 1 434 5 is_stmt 0 view .LVU269
 1052 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 1053              	.LVL46:
 1054              		.loc 1 441 1 view .LVU270
 1055 006a D8E7     		b	.L69
 1056              	.L74:
 1057              		.align	2
 1058              	.L73:
 1059 006c 00040240 		.word	1073873920
 1060              		.cfi_endproc
 1061              	.LFE226:
 1063              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1064              		.align	1
 1065              		.global	HAL_UART_MspDeInit
 1066              		.syntax unified
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 30


 1067              		.thumb
 1068              		.thumb_func
 1070              	HAL_UART_MspDeInit:
 1071              	.LVL47:
 1072              	.LFB227:
 442:Core/Src/stm32f4xx_hal_msp.c **** 
 443:Core/Src/stm32f4xx_hal_msp.c **** /**
 444:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 445:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 446:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 447:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 448:Core/Src/stm32f4xx_hal_msp.c **** */
 449:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 450:Core/Src/stm32f4xx_hal_msp.c **** {
 1073              		.loc 1 450 1 is_stmt 1 view -0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 0
 1076              		@ frame_needed = 0, uses_anonymous_args = 0
 1077              		.loc 1 450 1 is_stmt 0 view .LVU272
 1078 0000 08B5     		push	{r3, lr}
 1079              	.LCFI28:
 1080              		.cfi_def_cfa_offset 8
 1081              		.cfi_offset 3, -8
 1082              		.cfi_offset 14, -4
 451:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1083              		.loc 1 451 3 is_stmt 1 view .LVU273
 1084              		.loc 1 451 11 is_stmt 0 view .LVU274
 1085 0002 0268     		ldr	r2, [r0]
 1086              		.loc 1 451 5 view .LVU275
 1087 0004 064B     		ldr	r3, .L79
 1088 0006 9A42     		cmp	r2, r3
 1089 0008 00D0     		beq	.L78
 1090              	.LVL48:
 1091              	.L75:
 452:Core/Src/stm32f4xx_hal_msp.c ****   {
 453:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 455:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 456:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 457:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 458:Core/Src/stm32f4xx_hal_msp.c **** 
 459:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 460:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> USART1_TX
 461:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> USART1_RX
 462:Core/Src/stm32f4xx_hal_msp.c ****     */
 463:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 464:Core/Src/stm32f4xx_hal_msp.c **** 
 465:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 467:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 468:Core/Src/stm32f4xx_hal_msp.c ****   }
 469:Core/Src/stm32f4xx_hal_msp.c **** 
 470:Core/Src/stm32f4xx_hal_msp.c **** }
 1092              		.loc 1 470 1 view .LVU276
 1093 000a 08BD     		pop	{r3, pc}
 1094              	.LVL49:
 1095              	.L78:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 31


 457:Core/Src/stm32f4xx_hal_msp.c **** 
 1096              		.loc 1 457 5 is_stmt 1 view .LVU277
 1097 000c 054A     		ldr	r2, .L79+4
 1098 000e 536C     		ldr	r3, [r2, #68]
 1099 0010 23F01003 		bic	r3, r3, #16
 1100 0014 5364     		str	r3, [r2, #68]
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 1101              		.loc 1 463 5 view .LVU278
 1102 0016 C021     		movs	r1, #192
 1103 0018 0348     		ldr	r0, .L79+8
 1104              	.LVL50:
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 1105              		.loc 1 463 5 is_stmt 0 view .LVU279
 1106 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1107              	.LVL51:
 1108              		.loc 1 470 1 view .LVU280
 1109 001e F4E7     		b	.L75
 1110              	.L80:
 1111              		.align	2
 1112              	.L79:
 1113 0020 00100140 		.word	1073811456
 1114 0024 00380240 		.word	1073887232
 1115 0028 00040240 		.word	1073873920
 1116              		.cfi_endproc
 1117              	.LFE227:
 1119              		.text
 1120              	.Letext0:
 1121              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1122              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1123              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 1124              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1125              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1126              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1127              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1128              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1129              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1130              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1131              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1132              		.file 13 "Core/Inc/main.h"
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:80     .text.HAL_MspInit:00000034 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:85     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:91     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:249    .text.HAL_ADC_MspInit:000000a0 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:256    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:262    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:308    .text.HAL_ADC_MspDeInit:00000028 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:315    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:321    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:427    .text.HAL_SPI_MspInit:00000068 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:433    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:439    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:482    .text.HAL_SPI_MspDeInit:00000020 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:489    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:495    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:572    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:578    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:584    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:686    .text.HAL_TIM_Encoder_MspInit:00000060 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:692    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:698    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:831    .text.HAL_TIM_MspPostInit:00000084 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:838    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:844    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:884    .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:890    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:896    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:939    .text.HAL_TIM_Encoder_MspDeInit:00000020 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:946    .text.HAL_UART_MspInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:952    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:1059   .text.HAL_UART_MspInit:0000006c $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:1064   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:1070   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\MOROSH~1\AppData\Local\Temp\ccFiTwnd.s:1113   .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
