simVerilogNetlistFileList = '(
    (("e155ASIC" "core") 
	("cds18/netlist" "cds18/map" "schematic")
    ) 
    (("e155ASIC" "keyScanner") 
	("cds17/netlist" "cds17/map" "schematic")
    ) 
    (("muddlib11" "or2_1x") 
	("cds16/netlist" "cds16/map" "cmos_sch")
    ) 
    (("muddlib11" "a2o1_1x") 
	("cds15/netlist" "cds15/map" "cmos_sch")
    ) 
    (("muddlib11" "and2_1x") 
	("cds14/netlist" "cds14/map" "cmos_sch")
    )
    (("muddlib11" "nand2_2x") 
	("cds13/netlist" "cds13/map" "cmos_sch")
    ) 
    (("muddlib11" "nor3_1x") 
	("cds12/netlist" "cds12/map" "cmos_sch")
    ) 
    (("muddlib11" "inv_4x") 
	("cds11/netlist" "cds11/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_2x") 
	("cds10/netlist" "cds10/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_1x") 
	("cds9/netlist" "cds9/map" "cmos_sch")
    )
    (("muddlib11" "latch_c_1x") 
	("cds8/netlist" "cds8/map" "cmos_sch")
    ) 
    (("e155ASIC" "twoDigitDisplay") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("muddlib11" "buf_1x") 
	("cds6/netlist" "cds6/map" "cmos_sch")
    ) 
    (("e155ASIC" "sevenSegDec") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("muddlib11" "nand2_1x") 
	("cds4/netlist" "cds4/map" "cmos_sch")
    )
    (("muddlib11" "nand3_1x") 
	("cds3/netlist" "cds3/map" "cmos_sch")
    ) 
    (("muddlib11" "nand4_1x") 
	("cds2/netlist" "cds2/map" "cmos_sch")
    ) 
    (("muddlib11" "inv_1x") 
	("cds1/netlist" "cds1/map" "cmos_sch")
    ) 
    (("muddlib11" "mux2_c_1x") 
	("cds0/netlist" "cds0/map" "cmos_sch")
    )
)
simVerilogNetlistFileLibList = '("e155ASIC" "muddlib11")
simVerilogNetlistFileCellList = '(
    ("muddlib11" 
	("mux2_c_1x" "inv_1x" "nand4_1x" "nand3_1x" "nand2_1x"
	    "buf_1x" "latch_c_1x" "nor2_1x" "nor2_2x" "inv_4x"
	    "nor3_1x" "nand2_2x" "and2_1x" "a2o1_1x" "or2_1x"
	)
    ) 
    ("e155ASIC" 
	("sevenSegDec" "twoDigitDisplay" "keyScanner" "core")
    )
)
hnlIncrementalDirectory = '"ihnl"
