#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct 13 21:56:45 2023
# Process ID: 13632
# Current directory: F:/project/VGA/vga_rom/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24968 F:\project\VGA\vga_rom\vivado\project_1.xpr
# Log file: F:/project/VGA/vga_rom/vivado/vivado.log
# Journal file: F:/project/VGA/vga_rom/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/VGA/vga_rom/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
file mkdir F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v w ]
add_files -fileset sim_1 F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
ERROR: [VRFC 10-2989] 'addar' is not declared [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:53]
ERROR: [VRFC 10-2865] module 'vga_pic' ignored due to previous errors [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 8
[Sun Oct 15 23:02:51 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Oct 15 23:06:38 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Oct 15 23:11:19 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Oct 15 23:16:47 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
close [ open F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/rom_data.v w ]
add_files F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/rom_data.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Oct 16 14:00:46 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_all
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'pi_data' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v:49]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'douta' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_vga
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.tb_all
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_all_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_all_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 14:01:39 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 992.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_all_behav -key {Behavioral:sim_1:Functional:tb_all} -tclbatch {tb_all.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_all.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_all.vga_pic_inst.rom_vga_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_all_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1041.406 ; gain = 48.426
export_ip_user_files -of_objects  [get_files F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/rom_data.v] -no_script -reset -force -quiet
remove_files  F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/rom_data.v
file delete -force F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/rom_data.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Oct 16 14:07:07 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1048.785 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 14:08:40 2023...
