#  Generic Template
Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 48000 kHz;

Net fpga_0_clk_1_sys_clk_pin LOC = P56 | IOSTANDARD = "LVCMOS33";
Net fpga_0_rst_1_sys_rst_pin LOC = P17 | IOSTANDARD = "LVCMOS33" | TIG;

Net xps_uartlite_0_RX_pin LOC = P14 | IOSTANDARD = "LVCMOS33";
Net xps_uartlite_0_TX_pin LOC = P12 | IOSTANDARD = "LVCMOS33";
