

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>FAILED Processor-FPGA Communication: Using FIFO FPGA Part &mdash; BSc-Study-Notes  documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css?v=e59714d7" />

  
    <link rel="canonical" href="https://rickyding1997.github.io/Study-Notes-BSc/Experimental-Physics-SoC-FPGA-Design/FAILED-Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html" />
      <script src="../_static/jquery.js?v=5d32c60e"></script>
      <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../_static/doctools.js?v=9bcbadda"></script>
      <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="FAILED Processor-FPGA Communication: Using FIFO Processor Part" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html" />
    <link rel="prev" title="Processor-FPGA Communication: Processor Part" href="Processor-FPGA-Communication-Processor-Part.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            BSc-Study-Notes
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">BioPhysics</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Biomolecular-Physics/index.html">Biomolecular Physics</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Biomolecular-Physics/Master-Equation.html">Master Equation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Master-Equation.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Biomolecular-Physics/Hartree-Fock-Method.html">Hartree Fock Method</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Hartree-Fock-Method.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Hartree-Fock-Method.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Biomolecular-Physics/Density-Functional-Theory.html">Density Functional Theory</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Density-Functional-Theory.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Density-Functional-Theory.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Density-Functional-Theory.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Biomolecular-Physics/Free-Energy-Calculation.html">Free Energy Calculation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Free-Energy-Calculation.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Biomolecular-Physics/Non-equilibrium-Thermodynamics.html">Non-equilibrium Thermodynamics</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Non-equilibrium-Thermodynamics.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Non-equilibrium-Thermodynamics.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Non-equilibrium-Thermodynamics.html#derivation">Derivation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Non-equilibrium-Thermodynamics.html#what-is-the-significance">What is the significance ?</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Biomolecular-Physics/Kramers-Reaction-Rate-Theory.html">Kramers Reaction Rate Theory</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Kramers-Reaction-Rate-Theory.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Kramers-Reaction-Rate-Theory.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Biomolecular-Physics/Kramers-Reaction-Rate-Theory.html#derivation">Derivation</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Electronics and Coding</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Experimental Physics: SoC FPGA Design</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="Design-Plan.html">Design Plan</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Design-Plan.html#note">Note</a></li>
<li class="toctree-l3"><a class="reference internal" href="Design-Plan.html#what-are-we-gonna-do">What are we gonna do?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Design-Plan.html#front-end">Front End</a></li>
<li class="toctree-l3"><a class="reference internal" href="Design-Plan.html#back-end">Back End</a></li>
<li class="toctree-l3"><a class="reference internal" href="Design-Plan.html#quartus-project">Quartus Project</a></li>
<li class="toctree-l3"><a class="reference internal" href="Design-Plan.html#tutorials">Tutorials</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html">Processor-FPGA Communication: FPGA Part</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html#corresponding-project-folder">Corresponding Project Folder</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html#fpga-part">FPGA Part</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Processor-Part.html">Processor-FPGA Communication: Processor Part</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Processor-Part.html#corresponding-project-folder">Corresponding Project Folder</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Processor-Part.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Processor-Part.html#processor-part">Processor Part</a></li>
</ul>
</li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">FAILED Processor-FPGA Communication: Using FIFO FPGA Part</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#warning">Warning</a></li>
<li class="toctree-l3"><a class="reference internal" href="#credit">Credit</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="#this-part-uses-parameters-in-cornell-ece5760">This part uses parameters in Cornell ECE5760</a></li>
<li class="toctree-l3"><a class="reference internal" href="#this-part-uses-my-parameters-and-de10-nano-soc-ghrd">This part uses My parameters and DE10_NANO_SoC_GHRD</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html">FAILED Processor-FPGA Communication: Using FIFO Processor Part</a><ul>
<li class="toctree-l3"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html#warning">Warning</a></li>
<li class="toctree-l3"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html#credit">Credit</a></li>
<li class="toctree-l3"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html#platform-designer-settings-from-last-session">Platform Designer Settings From Last Session</a></li>
<li class="toctree-l3"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html#processor-code-that-uses-above-address-map">Processor Code That Uses Above Address Map</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html">Processor-FPGA Communication: Using FIFO FPGA Part</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html#what-are-we-gonna-do">What are we gonna do?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html#how-fifo-works">How FIFO works</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html#use-the-fifo-library-in-quartus">Use the FIFO library in quartus</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html#create-pio-in-platform-designer">Create PIO in Platform Designer</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html#modify-the-standard-de10-nano-soc-ghrd-v">Modify the Standard <code class="code docutils literal notranslate"><span class="pre">DE10_NANO_SoC_GHRD.v</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html#the-full-code">The full code</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-Processor-Part.html">Processor-FPGA Communication: Using FIFO Processor Part</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-Processor-Part.html#what-are-we-gonna-do">What are we gonna do?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-Processor-Part.html#modify-the-standard-example-hps-fpga-led-main-c">Modify the Standard Example <code class="code docutils literal notranslate"><span class="pre">HPS_FPGA_LED/main.c</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-Processor-Part.html#the-full-code">The full code</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-1.html">Nodejs Talking To C Executable 1</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-1.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-1.html#install-nodejs-and-clion">Install Nodejs and Clion</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-1.html#c-part">C Part</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-1.html#nodejs-part">Nodejs Part</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-2.html">Nodejs Talking To C Executable 2</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-2.html#what-are-we-gonna-do">What are we gonna do?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-2.html#c-part">C Part</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-2.html#install-nodejs-dependencies">Install Nodejs dependencies</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-2.html#make-the-module">Make the module</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-2.html#the-main-program-index-js">The main program: index.js</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Verilog-DataSender.html">Verilog DataSender</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Verilog-DataSender.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Verilog-DataSender.html#code">Code</a></li>
<li class="toctree-l3"><a class="reference internal" href="Verilog-DataSender.html#simulation-result">Simulation Result</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Verilog-My16ChannelCounter.html">Verilog My16ChannelCounter</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Verilog-My16ChannelCounter.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Verilog-My16ChannelCounter.html#simple-counter-submodule">Simple Counter Submodule</a></li>
<li class="toctree-l3"><a class="reference internal" href="Verilog-My16ChannelCounter.html#simple-grouper-submodule">Simple Grouper Submodule</a></li>
<li class="toctree-l3"><a class="reference internal" href="Verilog-My16ChannelCounter.html#main-module">Main Module</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Verilog-MemoryMapper.html">Verilog MemoryMapper</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-RESTful-API-Basic.html">Nodejs RESTful API Basic</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Basic.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Basic.html#backend-server">Backend Server</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Basic.html#frontend-client">Frontend Client</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Basic.html#username-password-authentication">Username/Password Authentication</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Basic.html#facebook-authentication">Facebook authentication</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Summary.html">Summary</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Summary.html#directory">Directory</a></li>
<li class="toctree-l3"><a class="reference internal" href="Summary.html#verilog-part">Verilog Part</a></li>
<li class="toctree-l3"><a class="reference internal" href="Summary.html#c-part">C Part</a></li>
<li class="toctree-l3"><a class="reference internal" href="Summary.html#javascript-part">Javascript Part</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-RESTful-API-Email-Verification.html">Nodejs RESTful API Email Verification</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-RESTful-API-Production.html">Nodejs RESTful API Production</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Production.html#progress">Progress</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Production.html#database-model-possible-improvements">Database Model: possible improvements</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Production.html#to-do">To Do</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Production.html#backend-main">Backend Main</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Production.html#backend-module">Backend Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Production.html#backend-email-verification-template">Backend Email Verification Template</a></li>
<li class="toctree-l3"><a class="reference internal" href="Nodejs-RESTful-API-Production.html#frontend-for-testing">Frontend For Testing</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="React-Native-Redux-1.html">React Native Redux 1</a><ul>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#structure">Structure</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#install-dependencies">Install Dependencies</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#app-js">app.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#components-navigator-js">components/Navigator.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#components-home-js">components/Home.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#components-search-js">components/Search.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-1.html#reducers-home-js">reducers/Home.js</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="React-Native-Redux-2.html">React Native Redux 2</a><ul>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-2.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-2.html#issues">Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-2.html#components-home-js-gesture-responder">components/Home.js: Gesture Responder</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-2.html#components-modalexample-js">components/ModalExample.js</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="React-Native-Redux-3.html">React Native Redux 3</a><ul>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#functions-moviefinder-js">functions/movieFinder.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#components-movielist-js">components/MovieList.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#components-moviedetail-js">components/MovieDetail.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#components-episodes-js">components/Episodes.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#components-styles-js">components/styles.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#actions-home-js">actions/Home.js</a></li>
<li class="toctree-l3"><a class="reference internal" href="React-Native-Redux-3.html#reducers-home-js">reducers/Home.js</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Code-Snippets/index.html">Code Snippets</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Code-Snippets/Tips-C%2B%2B.html">Tips C++</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-C%2B%2B.html#using-classes-and-objects-method-1">Using Classes and Objects Method 1</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-C%2B%2B.html#using-classes-and-objects-method-2">Using Classes and Objects Method 2</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html">Simple Linux Tips</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#could-not-display-an-executable-file">Could not display an executable file</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#file-permissions">File Permissions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#set-path-variable">Set $PATH Variable</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#internet-speed">Internet Speed</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#install-deb-file">Install deb File</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#install-steam">Install Steam</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#install-arduino-with-esp32">Install Arduino with ESP32</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#install-quartus">Install Quartus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#modelsim-error">ModelSim Error</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#install-intel-fpga-soc-eds-embedded-development-suite">Install Intel FPGA SoC EDS (Embedded Development Suite)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#install-jekyll">Install Jekyll</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#install-android-studio">Install Android Studio</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#right-click-on-touch-pad">Right Click On Touch Pad</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#angstrom-install-package">Angstrom: Install Package</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#react-native-errors">React Native Errors</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#windows-powershell-tips">Windows Powershell Tips</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#id1">React Native Errors</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#personal">Personal</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Code-Snippets/Tips-Linux.html#cqt-printer">CQT printer</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Code-Snippets/Google-Scholar-Filter.html">Google Scholar Filter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Code-Snippets/nCoV-Predictor.html">nCoV Predictor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Code-Snippets/Stock-Filter.html">Stock Filter</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Signal-Processing/index.html">Signal Processing</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Signal-Processing/Finite-Impulse-Response-Filtering.html">Finite Impulse Response Filtering</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Signal-Processing/Finite-Impulse-Response-Filtering.html#continuous-fourier-transform">Continuous Fourier Transform</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Signal-Processing/Finite-Impulse-Response-Filtering.html#discrete-fourier-transform">Discrete Fourier Transform</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Signal-Processing/Finite-Impulse-Response-Filtering.html#signal-filtering">Signal Filtering</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Signal-Processing/Finite-Impulse-Response-Filtering.html#homemade-vs-numpy-fourier-transform">Homemade VS Numpy Fourier Transform</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Signal-Processing/Finite-Impulse-Response-Filtering.html#homemade-vs-numpy-filtering-convolution">Homemade VS Numpy Filtering (Convolution)</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Machine Learning</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Machine-Learning/index.html">Machine Learning</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html">PyTorch Get Started</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html#credit">Credit</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html#what-is-pytorch">WHAT IS PYTORCH?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html#autograd">AUTOGRAD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html#neural-networks">NEURAL NETWORKS</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html#kernel-with-padding">Kernel with padding</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html#stride-3-2-height-width">Stride (3,2) (height,width)</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Get-Started.html#training-a-classifier">TRAINING A CLASSIFIER</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html">PyTorch Tutorial DQN</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-theory">The Theory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-algorithm">The Algorithm</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-pytorch-code">The PyTorch code</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#imports">1. imports</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#using-namedtuple">2. using namedtuple</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-replaymemory-class">3. the ReplayMemory class</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-neural-network-class-without-fully-connected-layer-finding-parameter-for-fully-connected-layer">4.1 the neural network class without fully connected layer (finding parameter for fully connected layer)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-neural-network-class-image-processor-added">4.3 the neural network class: Image processor added</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-agent-class-the-main-algorithm-as-explained-earlier">5. the Agent class (the main algorithm as explained earlier)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#mygame-class-this-is-totally-up-to-you">6. mygame class (this is totally up to you)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#the-main-loop">7. the main loop</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-DQN.html#code-rewrite">Code Rewrite</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-RNN-1.html">PyTorch Tutorial RNN 1</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-RNN-2.html">PyTorch Tutorial RNN 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Machine-Learning/Awesome-Stock-Ai.html">Awesome Stock Ai</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Awesome-Stock-Ai.html#recycle-bin">Recycle Bin</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-Transformer.html">PyTorch Tutorial Transformer</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-Transformer.html#transformer-model">Transformer Model</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/PyTorch-Tutorial-Transformer.html#data-and-training">Data And Training</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html">Reinforcement Learning Theory</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#origin">Origin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#definition-of-rl">Definition of RL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#bellman-equation-a-self-consistency-equation-just-like-in-density-functional-theory">Bellman equation: A self-consistency equation just like in Density-functional theory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#policy-gradient">policy gradient</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#soft-actor-critic">Soft Actor-Critic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#policy-optimization-vs-q-learning">Policy Optimization vs Q-Learning</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#algorithms">Algorithms</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#vanilla-policy-gradient">Vanilla Policy Gradient</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#trust-region-policy-optimization-not-in-comparisons">2015 Trust Region Policy Optimization (not in comparisons)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#proximal-policy-optimization">2017 Proximal Policy Optimization</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#deep-deterministic-policy-gradient">2016 Deep Deterministic Policy Gradient</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#twin-delayed-ddpg">2018 Twin Delayed DDPG</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Machine-Learning/Reinforcement-Learning-Theory.html#id1">2018 Soft Actor-Critic</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Neurotechnology</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Neuromorphic-Vision/index.html">Neuromorphic Vision</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html">Tomasi-Kanade-Factorization</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html#paper">Paper:</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html#algorithm">Algorithm:</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html#singular-value-decomposition">Singular value decomposition:</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html#key-equations-from-paper">Key equations from paper:</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html#note">Note:</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html#my-implementation">My implementation:</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Neuromorphic-Vision/Tomasi-Kanade-Factorization.html#solve-quadratic-equation-with-pytorch">Solve quadratic equation with pytorch:</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Quantum Mechanics</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Computation/index.html">Quantum Computation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Computation/notes_on_Transmon_quantum_computer.html">notes on Transmon quantum computer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html">QuTiP Notes 1</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#introduction-to-qutip">Introduction to QuTiP</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#state-vectors-density-matrices-operators">State vectors, Density matrices, Operators</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#composite-systems-jaynes-cummings-model">Composite systems &amp; Jaynes-Cummings model</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#unitary-dynamics">Unitary dynamics</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#wigner-functions">Wigner functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#cavity-qubit-gates">Cavity-qubit gates</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#cqed-in-the-dispersive-regime">cQED in the dispersive regime</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#superconducting-charge-qubits">Superconducting charge qubits</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#gallery-of-wigner-functions">Gallery of Wigner functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#optimal-control-overview">Optimal control - Overview</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#grape-2005">GRAPE (2005)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#crab-2014-test-result-slow-and-inaccurate">CRAB (2014) <code class="docutils literal notranslate"><span class="pre">Test</span> <span class="pre">result:</span> <span class="pre">Slow</span> <span class="pre">and</span> <span class="pre">inaccurate</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#optimal-control-hadamard">Optimal control - Hadamard</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#optimal-control-qft">Optimal control - QFT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/QuTiP-Notes-1/QuTiP-Notes-1.html#optimal-control-lindbladian">Optimal control - Lindbladian</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Computation/Implementing-a-universal-gate-set-on-a-logical-qubit-encoded-in-an-oscillator/Implementing-a-universal-gate-set-on-a-logical-qubit-encoded-in-an-oscillator.html">Implementing a universal gate set on a logical qubit encoded in an oscillator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html">yarn: Examples From Forked Libraries</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#id1">What is yarn?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#todo">Todo</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#import">Import</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#states">states</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#plots">plots</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#hamiltonian-and-controls">hamiltonian and controls</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#use-different-packages">use different packages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#state-transfer-fock">state transfer: Fock</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#state-transfer-coherent">state transfer: Coherent</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#state-transfer-cat">state transfer: Cat</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#the-schuster-lab-codes">The Schuster Lab codes</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#schusterlabqoc1-2017">SchusterLabQoc1 (2017)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Quantum-Computation/yarn-Examples-From-Forked-Libraries/yarn-Examples-From-Forked-Libraries.html#schusterlabqoc2-2019">SchusterLabQoc2 (2019)</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Computation/Quantum-Optimal-Control-using-TensorFlow.html">Quantum Optimal Control using TensorFlow</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Computation/Quantum-Optimal-Control-using-TensorFlow.html#my-code">My code</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/index.html">Quantum Mechanics: Feynman Path Integral</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Classical-Action.html">Classical Action</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Classical-Action.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Classical-Action.html#derivation">Derivation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Classical-Action.html#example-1-newton-s-law">Example 1: Newton’s Law</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Propagator.html">Propagator</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Propagator.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Propagator.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Propagator.html#derivation">Derivation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Propagator.html#doubt-1">Doubt 1</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/Propagator.html#derivation-part-2">Derivation Part 2</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Optics/index.html">Quantum Optics</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Optics/Quantization-Of-LC-Circuit.html">Quantization Of LC Circuit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Optics/Quantization-Of-LC-Circuit.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Optics/Quantization-Of-LC-Circuit.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Optics/Quantization-Of-EM-Field.html">Quantization Of EM Field</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Optics/Quantization-Of-EM-Field.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Optics/Quantization-Of-EM-Field.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Quantum-Optics/Quantum-States-Of-EM-Field.html">Quantum States Of EM Field</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Optics/Quantum-States-Of-EM-Field.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Quantum-Optics/Quantum-States-Of-EM-Field.html#derivation">Derivation</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Density-Functional-Theory/index.html">Density Functional Theory</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/OLD-Hartree-Fock-Method.html">OLD Hartree Fock Method</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/OLD-Hartree-Fock-Method.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/OLD-Hartree-Fock-Method.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/OLD-Density-Functional-Theory.html">OLD Density Functional Theory</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/OLD-Density-Functional-Theory.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/OLD-Density-Functional-Theory.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/Hohenberg-Kohn-Variational-Principle.html">Hohenberg Kohn Variational Principle</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Hohenberg-Kohn-Variational-Principle.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/Kohn-Sham-Equations.html">Kohn Sham Equations</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Kohn-Sham-Equations.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html">Exchange and Correlation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#electron-gas">Electron gas</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#non-interacting">Non-Interacting</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#interacting">Interacting</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#hartree-fock-equation">Hartree Fock Equation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#exchange-energy">Exchange Energy</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#task-contact-interaction">Task: contact interaction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#correlation">correlation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Exchange-and-Correlation.html#helper-delta-function">Helper: Delta Function</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html">DFT In Momentum Space</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#intro">Intro</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#history">History</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#some-discussions">Some discussions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#goal">Goal</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#action">Action</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#effective-energy-v">Effective energy <span class="math notranslate nohighlight">\(V\)</span></a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#what-is-the-problem">What is the problem?</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#approximations">Approximations</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#effective-energy-t">Effective energy <span class="math notranslate nohighlight">\(T\)</span></a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#id1">Approximations</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#thomas-fermi-approximation">Thomas Fermi Approximation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/DFT-In-Momentum-Space.html#task">Task</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/Density-Matrix.html">Density Matrix</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/Density-Matrix.html#task">Task</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html">CODE 1D DFT</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#note">Note</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#credit">Credit</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#differentiation">Differentiation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#free-particle-hamiltonian">Free particle Hamiltonian</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#harmonic-oscillator">Harmonic oscillator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#potential-well">Potential well</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#density">Density</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#functional-derivative">Functional Derivative</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#exchange-potential">Exchange Potential</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#coulomb-potential">Coulomb potential</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#solve-the-kohnsham-equations-self-consistency-loop">Solve the Kohn–Sham Equations: Self-Consistency Loop</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DFT.html#wrap-up">Wrap up</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT.html">CODE 1D DPFT</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT.html#note">Note</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT.html#thomas-fermi-kinetic-energy">Thomas Fermi Kinetic Energy</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT.html#without-interaction">Without Interaction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT.html#the-interaction">The Interaction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT.html#self-consistent-loop">Self Consistent Loop</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT.html#simple-implementation-in-python">Simple implementation in Python</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT-Momentum-Space.html">CODE 1D DPFT Momentum Space</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT-Momentum-Space.html#thomas-fermi-approximation">Thomas Fermi Approximation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT-Momentum-Space.html#effective-kinetic-envergy-t">Effective Kinetic Envergy <span class="math notranslate nohighlight">\(T\)</span></a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT-Momentum-Space.html#the-interaction">The Interaction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT-Momentum-Space.html#why-momentum-space">Why momentum space ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT-Momentum-Space.html#simple-dpft-in-momentum-space-hamonic-oscillator-1d">Simple DPFT in Momentum space (Hamonic Oscillator 1D)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-1D-DPFT-Momentum-Space.html#simple-dpft-in-momentum-space-coulomb-potential-1d">Simple DPFT in Momentum space (Coulomb potential 1D)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html">CODE 3D DPFT Momentum Space</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#highlight">Highlight</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#todo">Todo</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#initialize">Initialize</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#funcs">Funcs</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#gettkin">getTkin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#gettintintegrand">getTintIntegrand</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#make-space">make space</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#getrho">getRho</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#tint">Tint</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#main-class">Main class</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#usage">Usage</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#run-one-test">run one test</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#save-and-plot">save and plot</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Density-Functional-Theory/CODE-3D-DPFT-Momentum-Space.html#run-many-tests">run many tests</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Relativity</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Relativity/index.html">Relativity</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Relativity/Special-vs-General-Relativity.html">Special vs General Relativity</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Relativity/Special-vs-General-Relativity.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Relativity/Special-vs-General-Relativity.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Relativity/Coordinate-Transformation-And-Tensors.html">Coordinate Transformation And Tensors</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Relativity/Coordinate-Transformation-And-Tensors.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Relativity/Coordinate-Transformation-And-Tensors.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Relativity/SR-Lorentz-Transformation.html">SR: Lorentz Transformation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Relativity/SR-Lorentz-Transformation.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Relativity/GR-Solving-Geodesic-Equation.html">GR: Solving Geodesic Equation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Relativity/GR-Solving-Geodesic-Equation.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Relativity/GR-Conservation-Of-Energy.html">GR: Conservation Of Energy</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Relativity/GR-Conservation-Of-Energy.html#derivation">Derivation</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Statistical Mechanics</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/index.html">Thermodynamics And Statistical Mechanics</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Legendre-Transformation.html">Legendre Transformation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Legendre-Transformation.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Legendre-Transformation.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Legendre-Transformation.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Thermodynamic-Potentials.html">Thermodynamic Potentials</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Thermodynamic-Potentials.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Thermodynamic-Potentials.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Thermodynamic-Potentials.html#derivation">Derivation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Boltzmann-Entropy.html">Boltzmann Entropy</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Boltzmann-Entropy.html#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Boltzmann-Entropy.html#what-is-the-problem">What is the problem ?</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Boltzmann-Entropy.html#derivation">Derivation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/Boltzmann-Entropy.html#example-1-two-state-system">Example 1: Two State System</a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BSc-Study-Notes</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Experimental Physics: SoC FPGA Design</a></li>
      <li class="breadcrumb-item active">FAILED Processor-FPGA Communication: Using FIFO FPGA Part</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/Experimental-Physics-SoC-FPGA-Design/FAILED-Processor-FPGA-Communication-Using-FIFO-FPGA-Part.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="failed-processor-fpga-communication-using-fifo-fpga-part">
<h1>FAILED Processor-FPGA Communication: Using FIFO FPGA Part<a class="headerlink" href="#failed-processor-fpga-communication-using-fifo-fpga-part" title="Link to this heading"></a></h1>
<section id="warning">
<h2>Warning<a class="headerlink" href="#warning" title="Link to this heading"></a></h2>
<p>The approach used in this part, using FIFO provided by Platform Designer(Qsys), has failed due to the lack of proper example from Altera. I will use FIFO component from Quartus Library instead. Please read Processor-FPGA Communication: Using FIFO FPGA Part instead.</p>
</section>
<section id="credit">
<h2>Credit<a class="headerlink" href="#credit" title="Link to this heading"></a></h2>
<ul class="simple">
<li><p>This section is <strong>Modified From</strong> <a class="reference external" href="https://people.ece.cornell.edu/land/courses/ece5760/DE1_SOC/HPS_peripherials/FPGA_addr_index.html">DE1 SoC ARM HPS and FPGA Addresses and Communication Cornell ece5760</a></p></li>
</ul>
<dl class="field-list simple">
<dt class="field-odd">Date<span class="colon">:</span></dt>
<dd class="field-odd"><p>20 Aug 2019</p>
</dd>
</dl>
</section>
<section id="dependency">
<h2>Dependency<a class="headerlink" href="#dependency" title="Link to this heading"></a></h2>
</section>
<section id="this-part-uses-parameters-in-cornell-ece5760">
<h2>This part uses parameters in Cornell ECE5760<a class="headerlink" href="#this-part-uses-parameters-in-cornell-ece5760" title="Link to this heading"></a></h2>
<p><strong>Step 1</strong> We will use <strong>Platform Designer</strong> to generate two <strong>FIFOs</strong>, <strong>HPS to FPGA FIFO</strong> and <strong>FPGA to HPS FIFO</strong></p>
<figure class="align-default">
<img alt="../_images/Stage-2_ECE5760_Qsys_FIFO.webp" src="../_images/Stage-2_ECE5760_Qsys_FIFO.webp" />
</figure>
<ul class="simple">
<li><p>For <strong>HPS to FPGA FIFO</strong>, its <strong>Output</strong> will be <strong>Exported</strong> and will be connected to the Top-Level module <strong>DE1_SoC_Computer</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 515</strong>).</p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// HPS to FPGA FIFO</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_readdata</span><span class="w">      </span><span class="p">(</span><span class="n">hps_to_fpga_readdata</span><span class="p">),</span><span class="w">      </span><span class="c1">//  fifo_hps_to_fpga_out.readdata</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_read</span><span class="w">          </span><span class="p">(</span><span class="n">hps_to_fpga_read</span><span class="p">),</span><span class="w">          </span><span class="c1">//   out.read</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_waitrequest</span><span class="w">   </span><span class="p">(),</span><span class="w">                            </span><span class="c1">//   out.waitrequest</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_address</span><span class="w">   </span><span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(hps_to_fpga_out_csr_address),   // fifo_hps_to_fpga_out_csr.address</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_read</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(hps_to_fpga_out_csr_read),      //   csr.read</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_writedata</span><span class="w"> </span><span class="p">(),</span><span class="w">                              </span><span class="c1">//   csr.writedata</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_write</span><span class="w">     </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span><span class="w">                           </span><span class="c1">//   csr.write</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_readdata</span><span class="w">  </span><span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">),</span><span class="w">        </span><span class="c1">//   csr.readdata</span>
</pre></div>
</div>
<ul class="simple">
<li><p>To use this <strong>Output</strong> of <strong>HPS to FPGA FIFO</strong>, we must write by ourselves a <strong>State Machine</strong> to handle <strong>Reading Data From HPS</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 440</strong>). Specifically, HPS to FPGA FIFO <strong>Reader</strong> state machine waits for data in the FIFO, then reads the data into a buffer and <strong>sets a ready flag</strong>. The <strong>csr-register</strong> used to wait is the <strong>status register</strong>, so that only bit 0 (full) and bit 1 (empty) are read</p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//=================================</span>
<span class="c1">// HPS_to_FPGA state machine</span>
<span class="c1">//==================================</span>
<span class="c1">// Is there data in HPS_to_FPGA FIFO ?</span>
<span class="c1">// And the last transfer is complete ?</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">data_buffer_valid</span><span class="p">)</span><span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="n">hps_to_fpga_read</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d2</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//</span>
<span class="k">end</span>

<span class="c1">// delay</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d2</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="c1">// zero the read request BEFORE the data appears</span>
<span class="w">    </span><span class="c1">// in the next state!</span>
<span class="w">    </span><span class="n">hps_to_fpga_read</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d4</span><span class="w"> </span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">// read the word from the FIFO</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d4</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">data_buffer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">hps_to_fpga_readdata</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">// send back data</span>
<span class="w">    </span><span class="n">data_buffer_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">// set the data ready flag</span>
<span class="w">    </span><span class="n">hps_to_fpga_read</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//6</span>
<span class="k">end</span>
</pre></div>
</div>
<ul class="simple">
<li><p>For <strong>FPGA to HPS FIFO</strong>, its <strong>Input</strong> will be <strong>Exported</strong> and will be connected to the Top-Level module <strong>DE1_SoC_Computer</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 525</strong>).</p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// FPGA to HPS FIFO</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_writedata</span><span class="w">      </span><span class="p">(</span><span class="n">fpga_to_hps_in_writedata</span><span class="p">),</span><span class="w">      </span><span class="c1">// fifo_fpga_to_hps_in.writedata</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_write</span><span class="w">          </span><span class="p">(</span><span class="n">fpga_to_hps_in_write</span><span class="p">),</span><span class="w">          </span><span class="c1">//                     .write</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_address</span><span class="w">    </span><span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(fpga_to_hps_in_csr_address),    //  fifo_fpga_to_hps_in_csr.address</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_read</span><span class="w">       </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(fpga_to_hps_in_csr_read),       //                         .read</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_writedata</span><span class="w">  </span><span class="p">(),</span><span class="w">  </span><span class="c1">//                         .writedata</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_write</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span><span class="w">      </span><span class="c1">//                         .write</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_readdata</span><span class="w">   </span><span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">),</span><span class="w">    </span><span class="c1">//</span>
</pre></div>
</div>
<ul class="simple">
<li><p>To use this <strong>Input</strong> of <strong>FPGA to HPS FIFO</strong>, we must write by ourselves a <strong>State Machine</strong> to handle <strong>Writing Data To HPS</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 466</strong>). Specifically, FPGA to HPS FIFO <strong>Writer</strong> state machine waits for space in the <strong>FPGA to HPS FIFO</strong> then writes the data to the FIFO and <strong>clears the ready flag</strong></p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//=================================</span>
<span class="c1">// FPGA_to_HPS state machine</span>
<span class="c1">//==================================</span>
<span class="c1">// Is there space in the FPGA_to_HPS FIFO ?</span>
<span class="c1">// And data is available ?</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">0</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">data_buffer_valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">fpga_to_hps_in_writedata</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_buffer</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="n">fpga_to_hps_in_write</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="n">FPGA_to_HPS_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d4</span><span class="w"> </span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">// finish the write to FPGA_to_HPS FIFO</span>
<span class="c1">//if (HPS_to_FPGA_state == 8&#39;d8) begin</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">4</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">fpga_to_hps_in_write</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="n">data_buffer_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">// used the data, so clear flag</span>
<span class="w">    </span><span class="n">FPGA_to_HPS_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="p">;</span>
<span class="k">end</span>
</pre></div>
</div>
<p><strong>Step 2</strong> FIFO Settings</p>
<ul class="simple">
<li><p>Note that <strong>Allow Backpressure</strong> should be <strong>off</strong></p></li>
</ul>
<figure class="align-default">
<img alt="../_images/Stage-2_ECE5760_Qsys_FIFO_Settings.webp" src="../_images/Stage-2_ECE5760_Qsys_FIFO_Settings.webp" />
</figure>
<p><strong>Step 3</strong> Some Remarks</p>
<ul class="simple">
<li><p>Timing for the FIFO read/write is not specified in the users manual! The HPS-to-FPGA read operation takes TWO cycles but the read-enable line <strong>can only be held high for ONE cycle</strong>, Holding it high for two cycles results in two reads.</p></li>
<li><p>The HPS program asks the user for the number of items to send (0&lt;N&lt;500), reads the fill-level of each of the FIFOs, then prints out the returned values and fill levels.</p></li>
</ul>
<figure class="align-default">
<img alt="../_images/Stage-2_ECE5760_C_Program_Result.webp" src="../_images/Stage-2_ECE5760_C_Program_Result.webp" />
</figure>
<ul class="simple">
<li><p>For N greater than 256, using block-write, that the FPGA-to-HPS FIFO will fill, then stall, while the HPS-to-FPGA FIFO keeps filling.</p></li>
<li><p>The nonblocking read/write macros in the HPS program are not well tested.</p></li>
<li><p>If you use nonblocking read/write that you must check the return value for success.</p></li>
</ul>
</section>
<section id="this-part-uses-my-parameters-and-de10-nano-soc-ghrd">
<h2>This part uses My parameters and DE10_NANO_SoC_GHRD<a class="headerlink" href="#this-part-uses-my-parameters-and-de10-nano-soc-ghrd" title="Link to this heading"></a></h2>
<figure class="align-default">
<img alt="../_images/Stage-2_Mine_Qsys_FIFO.webp" src="../_images/Stage-2_Mine_Qsys_FIFO.webp" />
</figure>
<figure class="align-default">
<img alt="../_images/Stage-2_Mine_Qsys_Address_Map.webp" src="../_images/Stage-2_Mine_Qsys_Address_Map.webp" />
</figure>
<ul class="simple">
<li><p>In the following code, most parts are generated by <strong>Terasic System Builder</strong>. As for the part I added, they are Surrounded by comments <strong>Begin Code added by me</strong> and <strong>End Code added by me</strong></p></li>
<li><p>Please also read comments <strong>Begin Work To Be Done</strong> and <strong>End Work To Be Done</strong></p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//=======================================================</span>
<span class="c1">//  This code is generated by Terasic System Builder</span>
<span class="c1">//=======================================================</span>

<span class="k">module</span><span class="w"> </span><span class="n">DE10_NANO_SoC_GHRD</span><span class="p">(</span>

<span class="w">    </span><span class="c1">//////////// CLOCK //////////</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">FPGA_CLK1_50</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">FPGA_CLK2_50</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">FPGA_CLK3_50</span><span class="p">,</span>

<span class="w">    </span><span class="c1">//////////// HDMI //////////</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HDMI_I2C_SCL</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HDMI_I2C_SDA</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HDMI_I2S</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HDMI_LRCLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HDMI_MCLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HDMI_SCLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HDMI_TX_CLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">   </span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HDMI_TX_D</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HDMI_TX_DE</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HDMI_TX_HS</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HDMI_TX_INT</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HDMI_TX_VS</span><span class="p">,</span>

<span class="w">    </span><span class="c1">//////////// HPS //////////</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_CONV_USB_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">   </span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_DDR3_ADDR</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">   </span><span class="p">[</span><span class="w"> </span><span class="mh">2</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_DDR3_BA</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_CAS_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_CK_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_CK_P</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_CKE</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_CS_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">   </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_DDR3_DM</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">    </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_DDR3_DQ</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">    </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_DDR3_DQS_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">    </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_DDR3_DQS_P</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_ODT</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_RAS_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_RESET_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_DDR3_RZQ</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_DDR3_WE_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_ENET_GTX_CLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_ENET_INT_N</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_ENET_MDC</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_ENET_MDIO</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_ENET_RX_CLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">    </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_ENET_RX_DATA</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_ENET_RX_DV</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">   </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_ENET_TX_DATA</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_ENET_TX_EN</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_GSENSOR_INT</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_I2C0_SCLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_I2C0_SDAT</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_I2C1_SCLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_I2C1_SDAT</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_KEY</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_LED</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_LTC_GPIO</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_SD_CLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_SD_CMD</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">    </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_SD_DATA</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_SPIM_CLK</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_SPIM_MISO</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_SPIM_MOSI</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">               </span><span class="n">HPS_SPIM_SS</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_UART_RX</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_UART_TX</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_USB_CLKOUT</span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">    </span><span class="p">[</span><span class="w"> </span><span class="mh">7</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">HPS_USB_DATA</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_USB_DIR</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">               </span><span class="n">HPS_USB_NXT</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">              </span><span class="n">HPS_USB_STP</span><span class="p">,</span>

<span class="w">    </span><span class="c1">//////////// KEY //////////</span>
<span class="w">    </span><span class="k">input</span><span class="w">    </span><span class="p">[</span><span class="w"> </span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">KEY</span><span class="p">,</span>

<span class="w">    </span><span class="c1">//////////// LED //////////</span>
<span class="w">    </span><span class="k">output</span><span class="w">   </span><span class="p">[</span><span class="w"> </span><span class="mh">7</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">LED</span><span class="p">,</span>

<span class="w">    </span><span class="c1">//////////// SW //////////</span>
<span class="w">    </span><span class="k">input</span><span class="w">    </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">SW</span>
<span class="p">);</span>

<span class="c1">//=======================================================</span>
<span class="c1">//  REG/WIRE declarations</span>
<span class="c1">//=======================================================</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">hps_fpga_reset_n</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">     </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">fpga_debounced_buttons</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">     </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">fpga_led_internal</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">     </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">hps_reset_req</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">                </span><span class="n">hps_cold_reset</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">                </span><span class="n">hps_warm_reset</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">                </span><span class="n">hps_debug_reset</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">     </span><span class="p">[</span><span class="mh">27</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">stm_hw_events</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">                </span><span class="n">fpga_clk_50</span><span class="p">;</span>
<span class="c1">// connection of internal logics</span>
<span class="c1">// assign LED[7: 1] = fpga_led_internal;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">fpga_clk_50</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FPGA_CLK1_50</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">stm_hw_events</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">15</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span><span class="w"> </span><span class="n">SW</span><span class="p">,</span><span class="w"> </span><span class="n">fpga_led_internal</span><span class="p">,</span><span class="w"> </span><span class="n">fpga_debounced_buttons</span><span class="p">};</span>

<span class="c1">//=======================================================</span>
<span class="c1">//  Structural coding</span>
<span class="c1">//=======================================================</span>
<span class="n">soc_system</span><span class="w"> </span><span class="n">u0</span><span class="p">(</span>
<span class="w">               </span><span class="c1">//Clock&amp;Reset</span>
<span class="w">               </span><span class="p">.</span><span class="n">clk_clk</span><span class="p">(</span><span class="n">FPGA_CLK1_50</span><span class="p">),</span><span class="w">                                      </span><span class="c1">//                            clk.clk</span>
<span class="w">               </span><span class="p">.</span><span class="n">reset_reset_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span><span class="w">                            </span><span class="c1">//                          reset.reset_n</span>
<span class="w">               </span><span class="c1">//HPS ddr3</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_a</span><span class="p">(</span><span class="n">HPS_DDR3_ADDR</span><span class="p">),</span><span class="w">                                </span><span class="c1">//                         memory.mem_a</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_ba</span><span class="p">(</span><span class="n">HPS_DDR3_BA</span><span class="p">),</span><span class="w">                                 </span><span class="c1">//                               .mem_ba</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_ck</span><span class="p">(</span><span class="n">HPS_DDR3_CK_P</span><span class="p">),</span><span class="w">                               </span><span class="c1">//                               .mem_ck</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_ck_n</span><span class="p">(</span><span class="n">HPS_DDR3_CK_N</span><span class="p">),</span><span class="w">                             </span><span class="c1">//                               .mem_ck_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_cke</span><span class="p">(</span><span class="n">HPS_DDR3_CKE</span><span class="p">),</span><span class="w">                               </span><span class="c1">//                               .mem_cke</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_cs_n</span><span class="p">(</span><span class="n">HPS_DDR3_CS_N</span><span class="p">),</span><span class="w">                             </span><span class="c1">//                               .mem_cs_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_ras_n</span><span class="p">(</span><span class="n">HPS_DDR3_RAS_N</span><span class="p">),</span><span class="w">                           </span><span class="c1">//                               .mem_ras_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_cas_n</span><span class="p">(</span><span class="n">HPS_DDR3_CAS_N</span><span class="p">),</span><span class="w">                           </span><span class="c1">//                               .mem_cas_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_we_n</span><span class="p">(</span><span class="n">HPS_DDR3_WE_N</span><span class="p">),</span><span class="w">                             </span><span class="c1">//                               .mem_we_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_reset_n</span><span class="p">(</span><span class="n">HPS_DDR3_RESET_N</span><span class="p">),</span><span class="w">                       </span><span class="c1">//                               .mem_reset_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_dq</span><span class="p">(</span><span class="n">HPS_DDR3_DQ</span><span class="p">),</span><span class="w">                                 </span><span class="c1">//                               .mem_dq</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_dqs</span><span class="p">(</span><span class="n">HPS_DDR3_DQS_P</span><span class="p">),</span><span class="w">                             </span><span class="c1">//                               .mem_dqs</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_dqs_n</span><span class="p">(</span><span class="n">HPS_DDR3_DQS_N</span><span class="p">),</span><span class="w">                           </span><span class="c1">//                               .mem_dqs_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_odt</span><span class="p">(</span><span class="n">HPS_DDR3_ODT</span><span class="p">),</span><span class="w">                               </span><span class="c1">//                               .mem_odt</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_mem_dm</span><span class="p">(</span><span class="n">HPS_DDR3_DM</span><span class="p">),</span><span class="w">                                 </span><span class="c1">//                               .mem_dm</span>
<span class="w">               </span><span class="p">.</span><span class="n">memory_oct_rzqin</span><span class="p">(</span><span class="n">HPS_DDR3_RZQ</span><span class="p">),</span><span class="w">                             </span><span class="c1">//                               .oct_rzqin</span>
<span class="w">               </span><span class="c1">//HPS ethernet</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TX_CLK</span><span class="p">(</span><span class="n">HPS_ENET_GTX_CLK</span><span class="p">),</span><span class="w">    </span><span class="c1">//                   hps_0_hps_io.hps_io_emac1_inst_TX_CLK</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD0</span><span class="p">(</span><span class="n">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_TXD0</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD1</span><span class="p">(</span><span class="n">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_TXD1</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD2</span><span class="p">(</span><span class="n">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_TXD2</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD3</span><span class="p">(</span><span class="n">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_TXD3</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD0</span><span class="p">(</span><span class="n">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_RXD0</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_MDIO</span><span class="p">(</span><span class="n">HPS_ENET_MDIO</span><span class="p">),</span><span class="w">         </span><span class="c1">//                               .hps_io_emac1_inst_MDIO</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_MDC</span><span class="p">(</span><span class="n">HPS_ENET_MDC</span><span class="p">),</span><span class="w">           </span><span class="c1">//                               .hps_io_emac1_inst_MDC</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RX_CTL</span><span class="p">(</span><span class="n">HPS_ENET_RX_DV</span><span class="p">),</span><span class="w">      </span><span class="c1">//                               .hps_io_emac1_inst_RX_CTL</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TX_CTL</span><span class="p">(</span><span class="n">HPS_ENET_TX_EN</span><span class="p">),</span><span class="w">      </span><span class="c1">//                               .hps_io_emac1_inst_TX_CTL</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RX_CLK</span><span class="p">(</span><span class="n">HPS_ENET_RX_CLK</span><span class="p">),</span><span class="w">     </span><span class="c1">//                               .hps_io_emac1_inst_RX_CLK</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD1</span><span class="p">(</span><span class="n">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_RXD1</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD2</span><span class="p">(</span><span class="n">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_RXD2</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD3</span><span class="p">(</span><span class="n">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span><span class="w">   </span><span class="c1">//                               .hps_io_emac1_inst_RXD3</span>
<span class="w">               </span><span class="c1">//HPS SD card</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_CMD</span><span class="p">(</span><span class="n">HPS_SD_CMD</span><span class="p">),</span><span class="w">              </span><span class="c1">//                               .hps_io_sdio_inst_CMD</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D0</span><span class="p">(</span><span class="n">HPS_SD_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w">           </span><span class="c1">//                               .hps_io_sdio_inst_D0</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D1</span><span class="p">(</span><span class="n">HPS_SD_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w">           </span><span class="c1">//                               .hps_io_sdio_inst_D1</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_CLK</span><span class="p">(</span><span class="n">HPS_SD_CLK</span><span class="p">),</span><span class="w">              </span><span class="c1">//                               .hps_io_sdio_inst_CLK</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D2</span><span class="p">(</span><span class="n">HPS_SD_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span><span class="w">           </span><span class="c1">//                               .hps_io_sdio_inst_D2</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D3</span><span class="p">(</span><span class="n">HPS_SD_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span><span class="w">           </span><span class="c1">//                               .hps_io_sdio_inst_D3</span>
<span class="w">               </span><span class="c1">//HPS USB</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D0</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D0</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D1</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D1</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D2</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D2</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D3</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D3</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D4</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">4</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D4</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D5</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">5</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D5</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D6</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">6</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D6</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D7</span><span class="p">(</span><span class="n">HPS_USB_DATA</span><span class="p">[</span><span class="mh">7</span><span class="p">]),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_D7</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_CLK</span><span class="p">(</span><span class="n">HPS_USB_CLKOUT</span><span class="p">),</span><span class="w">          </span><span class="c1">//                               .hps_io_usb1_inst_CLK</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_STP</span><span class="p">(</span><span class="n">HPS_USB_STP</span><span class="p">),</span><span class="w">             </span><span class="c1">//                               .hps_io_usb1_inst_STP</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_DIR</span><span class="p">(</span><span class="n">HPS_USB_DIR</span><span class="p">),</span><span class="w">             </span><span class="c1">//                               .hps_io_usb1_inst_DIR</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_NXT</span><span class="p">(</span><span class="n">HPS_USB_NXT</span><span class="p">),</span><span class="w">             </span><span class="c1">//                               .hps_io_usb1_inst_NXT</span>
<span class="w">               </span><span class="c1">//HPS SPI</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_CLK</span><span class="p">(</span><span class="n">HPS_SPIM_CLK</span><span class="p">),</span><span class="w">           </span><span class="c1">//                               .hps_io_spim1_inst_CLK</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_MOSI</span><span class="p">(</span><span class="n">HPS_SPIM_MOSI</span><span class="p">),</span><span class="w">         </span><span class="c1">//                               .hps_io_spim1_inst_MOSI</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_MISO</span><span class="p">(</span><span class="n">HPS_SPIM_MISO</span><span class="p">),</span><span class="w">         </span><span class="c1">//                               .hps_io_spim1_inst_MISO</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_SS0</span><span class="p">(</span><span class="n">HPS_SPIM_SS</span><span class="p">),</span><span class="w">            </span><span class="c1">//                               .hps_io_spim1_inst_SS0</span>
<span class="w">               </span><span class="c1">//HPS UART</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_uart0_inst_RX</span><span class="p">(</span><span class="n">HPS_UART_RX</span><span class="p">),</span><span class="w">             </span><span class="c1">//                               .hps_io_uart0_inst_RX</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_uart0_inst_TX</span><span class="p">(</span><span class="n">HPS_UART_TX</span><span class="p">),</span><span class="w">             </span><span class="c1">//                               .hps_io_uart0_inst_TX</span>
<span class="w">               </span><span class="c1">//HPS I2C1</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c0_inst_SDA</span><span class="p">(</span><span class="n">HPS_I2C0_SDAT</span><span class="p">),</span><span class="w">           </span><span class="c1">//                               .hps_io_i2c0_inst_SDA</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c0_inst_SCL</span><span class="p">(</span><span class="n">HPS_I2C0_SCLK</span><span class="p">),</span><span class="w">           </span><span class="c1">//                               .hps_io_i2c0_inst_SCL</span>
<span class="w">               </span><span class="c1">//HPS I2C2</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c1_inst_SDA</span><span class="p">(</span><span class="n">HPS_I2C1_SDAT</span><span class="p">),</span><span class="w">           </span><span class="c1">//                               .hps_io_i2c1_inst_SDA</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c1_inst_SCL</span><span class="p">(</span><span class="n">HPS_I2C1_SCLK</span><span class="p">),</span><span class="w">           </span><span class="c1">//                               .hps_io_i2c1_inst_SCL</span>
<span class="w">               </span><span class="c1">//GPIO</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO09</span><span class="p">(</span><span class="n">HPS_CONV_USB_N</span><span class="p">),</span><span class="w">       </span><span class="c1">//                               .hps_io_gpio_inst_GPIO09</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO35</span><span class="p">(</span><span class="n">HPS_ENET_INT_N</span><span class="p">),</span><span class="w">       </span><span class="c1">//                               .hps_io_gpio_inst_GPIO35</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO40</span><span class="p">(</span><span class="n">HPS_LTC_GPIO</span><span class="p">),</span><span class="w">         </span><span class="c1">//                               .hps_io_gpio_inst_GPIO40</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO53</span><span class="p">(</span><span class="n">HPS_LED</span><span class="p">),</span><span class="w">              </span><span class="c1">//                               .hps_io_gpio_inst_GPIO53</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO54</span><span class="p">(</span><span class="n">HPS_KEY</span><span class="p">),</span><span class="w">              </span><span class="c1">//                               .hps_io_gpio_inst_GPIO54</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO61</span><span class="p">(</span><span class="n">HPS_GSENSOR_INT</span><span class="p">),</span><span class="w">      </span><span class="c1">//                               .hps_io_gpio_inst_GPIO61</span>
<span class="w">               </span><span class="c1">//FPGA Partion</span>
<span class="w">               </span><span class="p">.</span><span class="n">led_pio_external_connection_export</span><span class="p">(</span><span class="n">fpga_led_internal</span><span class="p">),</span><span class="w">      </span><span class="c1">//    led_pio_external_connection.export</span>
<span class="w">               </span><span class="p">.</span><span class="n">dipsw_pio_external_connection_export</span><span class="p">(</span><span class="n">SW</span><span class="p">),</span><span class="w">                   </span><span class="c1">//  dipsw_pio_external_connection.export</span>
<span class="w">               </span><span class="p">.</span><span class="n">button_pio_external_connection_export</span><span class="p">(</span><span class="n">fpga_debounced_buttons</span><span class="p">),</span>
<span class="w">                                                                            </span><span class="c1">// button_pio_external_connection.export</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_h2f_reset_reset_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span><span class="w">                  </span><span class="c1">//                hps_0_h2f_reset.reset_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_f2h_cold_reset_req_reset_n</span><span class="p">(</span><span class="o">~</span><span class="n">hps_cold_reset</span><span class="p">),</span><span class="w">          </span><span class="c1">//       hps_0_f2h_cold_reset_req.reset_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_f2h_debug_reset_req_reset_n</span><span class="p">(</span><span class="o">~</span><span class="n">hps_debug_reset</span><span class="p">),</span><span class="w">        </span><span class="c1">//      hps_0_f2h_debug_reset_req.reset_n</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_f2h_stm_hw_events_stm_hwevents</span><span class="p">(</span><span class="n">stm_hw_events</span><span class="p">),</span><span class="w">        </span><span class="c1">//        hps_0_f2h_stm_hw_events.stm_hwevents</span>
<span class="w">               </span><span class="p">.</span><span class="n">hps_0_f2h_warm_reset_req_reset_n</span><span class="p">(</span><span class="o">~</span><span class="n">hps_warm_reset</span><span class="p">),</span><span class="w">          </span><span class="c1">//       hps_0_f2h_warm_reset_req.reset_n</span>

<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>
<span class="c1">// Begin Code added by me Part 1: IO Mapping</span>
<span class="w">    </span><span class="c1">// HPS to FPGA FIFO</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_readdata</span><span class="w">      </span><span class="p">(</span><span class="n">hps_to_fpga_readdata</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_read</span><span class="w">          </span><span class="p">(</span><span class="n">hps_to_fpga_read</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_waitrequest</span><span class="w">   </span><span class="p">(),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_address</span><span class="w">   </span><span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(hps_to_fpga_out_csr_address),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_read</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(hps_to_fpga_out_csr_read),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_writedata</span><span class="w"> </span><span class="p">(),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_write</span><span class="w">     </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_readdata</span><span class="w">  </span><span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">),</span>

<span class="w">    </span><span class="c1">// FPGA to HPS FIFO</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_fpga_to_hps_in_writedata</span><span class="w">      </span><span class="p">(</span><span class="n">fpga_to_hps_in_writedata</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_fpga_to_hps_in_write</span><span class="w">          </span><span class="p">(</span><span class="n">fpga_to_hps_in_write</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_address</span><span class="w">    </span><span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(fpga_to_hps_in_csr_address),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_read</span><span class="w">       </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="c1">//(fpga_to_hps_in_csr_read),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_writedata</span><span class="w">  </span><span class="p">(),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_write</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_readdata</span><span class="w">   </span><span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">),</span>
<span class="c1">// End Code added by me Part 1: IO Mapping</span>
<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>

<span class="w">           </span><span class="p">);</span>

<span class="c1">// Debounce logic to clean out glitches within 1ms</span>
<span class="n">debounce</span><span class="w"> </span><span class="n">debounce_inst</span><span class="p">(</span>
<span class="w">             </span><span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
<span class="w">             </span><span class="p">.</span><span class="n">reset_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
<span class="w">             </span><span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">KEY</span><span class="p">),</span>
<span class="w">             </span><span class="p">.</span><span class="n">data_out</span><span class="p">(</span><span class="n">fpga_debounced_buttons</span><span class="p">)</span>
<span class="w">         </span><span class="p">);</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">debounce_inst</span><span class="p">.</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">debounce_inst</span><span class="p">.</span><span class="n">POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;LOW&quot;</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">debounce_inst</span><span class="p">.</span><span class="n">TIMEOUT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">50000</span><span class="p">;</span><span class="w">               </span><span class="c1">// at 50Mhz this is a debounce time of 1ms</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">debounce_inst</span><span class="p">.</span><span class="n">TIMEOUT_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">16</span><span class="p">;</span><span class="w">            </span><span class="c1">// ceil(log2(TIMEOUT))</span>

<span class="c1">// Source/Probe megawizard instance</span>
<span class="n">hps_reset</span><span class="w"> </span><span class="n">hps_reset_inst</span><span class="p">(</span>
<span class="w">              </span><span class="p">.</span><span class="n">source_clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
<span class="w">              </span><span class="p">.</span><span class="n">source</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">)</span>
<span class="w">          </span><span class="p">);</span>

<span class="n">altera_edge_detector</span><span class="w"> </span><span class="n">pulse_cold_reset</span><span class="p">(</span>
<span class="w">                         </span><span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">signal_in</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">pulse_out</span><span class="p">(</span><span class="n">hps_cold_reset</span><span class="p">)</span>
<span class="w">                     </span><span class="p">);</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_cold_reset</span><span class="p">.</span><span class="n">PULSE_EXT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">6</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_cold_reset</span><span class="p">.</span><span class="n">EDGE_TYPE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_cold_reset</span><span class="p">.</span><span class="n">IGNORE_RST_WHILE_BUSY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>

<span class="n">altera_edge_detector</span><span class="w"> </span><span class="n">pulse_warm_reset</span><span class="p">(</span>
<span class="w">                         </span><span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">signal_in</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">pulse_out</span><span class="p">(</span><span class="n">hps_warm_reset</span><span class="p">)</span>
<span class="w">                     </span><span class="p">);</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_warm_reset</span><span class="p">.</span><span class="n">PULSE_EXT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_warm_reset</span><span class="p">.</span><span class="n">EDGE_TYPE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_warm_reset</span><span class="p">.</span><span class="n">IGNORE_RST_WHILE_BUSY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>

<span class="n">altera_edge_detector</span><span class="w"> </span><span class="n">pulse_debug_reset</span><span class="p">(</span>
<span class="w">                         </span><span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">signal_in</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>
<span class="w">                         </span><span class="p">.</span><span class="n">pulse_out</span><span class="p">(</span><span class="n">hps_debug_reset</span><span class="p">)</span>
<span class="w">                     </span><span class="p">);</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_debug_reset</span><span class="p">.</span><span class="n">PULSE_EXT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">32</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_debug_reset</span><span class="p">.</span><span class="n">EDGE_TYPE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="k">defparam</span><span class="w"> </span><span class="n">pulse_debug_reset</span><span class="p">.</span><span class="n">IGNORE_RST_WHILE_BUSY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>

<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">25</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">counter</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">led_level</span><span class="p">;</span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">fpga_clk_50</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">hps_fpga_reset_n</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">hps_fpga_reset_n</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">counter</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">        </span><span class="n">led_level</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">counter</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">24999999</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">counter</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">        </span><span class="n">led_level</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">led_level</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">counter</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">counter</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">//assign LED[0] = led_level;</span>

<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>
<span class="c1">// Begin Code added by me Part 2: FIFO handlers</span>

<span class="w">    </span><span class="c1">// !!! Begin Work To Be Done Part 1 !!!</span>
<span class="w">        </span><span class="c1">// Currently this block of code READs data from HPS,</span>
<span class="w">        </span><span class="c1">// Store it in **reg [31:0] data_buffer**</span>
<span class="w">        </span><span class="c1">// Then WRITEs it right back without any processing,</span>
<span class="w">        </span><span class="c1">// This is simply to test out the functionality and</span>
<span class="w">        </span><span class="c1">// demonstrate usage.</span>
<span class="w">        </span><span class="c1">// Next step is to Wrap this whole module into a</span>
<span class="w">        </span><span class="c1">// simple General data sender and receiver,</span>
<span class="w">        </span><span class="c1">// just like an UART module.</span>
<span class="w">        </span><span class="c1">// Let the logic handling be done in a separate module.</span>
<span class="w">    </span><span class="c1">// !!! End Work To Be Done Part 1 !!!</span>

<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">data_buffer_valid</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">hps_to_fpga_read</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_buffer</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">hps_to_fpga_readdata</span><span class="w"> </span><span class="p">;</span>

<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">FPGA_to_HPS_state</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">fpga_to_hps_in_writedata</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">fpga_to_hps_in_write</span><span class="w"> </span><span class="p">;</span>

<span class="w">   </span><span class="k">assign</span><span class="w"> </span><span class="n">LED</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">HPS_to_FPGA_state</span><span class="p">;</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">fpga_clk_50</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="c1">//=================================</span>
<span class="w">        </span><span class="c1">// HPS_to_FPGA state machine</span>
<span class="w">        </span><span class="c1">//==================================</span>
<span class="w">        </span><span class="c1">// Is there data in HPS_to_FPGA FIFO ?</span>
<span class="w">        </span><span class="c1">// And the last transfer is complete ?</span>
<span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="w"> </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">data_buffer_valid</span><span class="w"> </span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">hps_to_fpga_read</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d2</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>

<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d2</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">hps_to_fpga_read</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d4</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>

<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d4</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>

<span class="w">            </span><span class="n">data_buffer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">hps_to_fpga_readdata</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">data_buffer_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">hps_to_fpga_read</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">HPS_to_FPGA_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="c1">//-----------------------------------------------</span>
<span class="w">        </span><span class="c1">//=================================</span>
<span class="w">        </span><span class="c1">// FPGA_to_HPS state machine</span>
<span class="w">        </span><span class="c1">//==================================</span>
<span class="w">        </span><span class="c1">// Is there space in the FPGA_to_HPS FIFO ?</span>
<span class="w">        </span><span class="c1">// And data is available ?</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">0</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">data_buffer_valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">fpga_to_hps_in_writedata</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_buffer</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">fpga_to_hps_in_write</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">FPGA_to_HPS_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d4</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>

<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">4</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">fpga_to_hps_in_write</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">data_buffer_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">FPGA_to_HPS_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
<span class="c1">// End Code added by me Part 2: FIFO handlers</span>
<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="Processor-FPGA-Communication-Processor-Part.html" class="btn btn-neutral float-left" title="Processor-FPGA Communication: Processor Part" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html" class="btn btn-neutral float-right" title="FAILED Processor-FPGA Communication: Using FIFO Processor Part" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, RickyDing1997.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>