

================================================================
== Vitis HLS Report for 'inner_product'
================================================================
* Date:           Tue Feb 14 02:11:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        InnerProduct
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.323 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  52.000 ns|  52.000 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inner_product_loop  |       11|       11|         5|          1|          1|     8|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|      28|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      63|    -|
|Register         |        -|    -|      94|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|      94|     123|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U1  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_108_p2   |         +|   0|  0|  13|           4|           1|
    |ap_condition_114     |       and|   0|  0|   2|           1|           1|
    |ap_condition_115     |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_102_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          11|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |acc_V_fu_48                    |   9|          2|   16|         32|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_V_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_acc_V_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_1           |   9|          2|    4|          8|
    |i_fu_52                        |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         14|   58|        116|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_fu_48                       |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_52                           |   4|   0|    4|          0|
    |icmp_ln10_reg_160                 |   1|   0|    1|          0|
    |icmp_ln10_reg_160                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  94|  32|   31|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|a_address0  |  out|    3|   ap_memory|              a|         array|
|a_ce0       |  out|    1|   ap_memory|              a|         array|
|a_q0        |   in|   16|   ap_memory|              a|         array|
|b_address0  |  out|    3|   ap_memory|              b|         array|
|b_ce0       |  out|    1|   ap_memory|              b|         array|
|b_q0        |   in|   16|   ap_memory|              b|         array|
|s           |  out|   16|      ap_vld|              s|       pointer|
|s_ap_vld    |  out|    1|      ap_vld|              s|       pointer|
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 8 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [inner_product.cpp:3]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %s"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.83ns)   --->   "%store_ln10 = store i4 0, i4 %i" [inner_product.cpp:10]   --->   Operation 17 'store' 'store_ln10' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 18 [1/1] (0.83ns)   --->   "%store_ln10 = store i16 0, i16 %acc_V" [inner_product.cpp:10]   --->   Operation 18 'store' 'store_ln10' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body" [inner_product.cpp:10]   --->   Operation 19 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [inner_product.cpp:10]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln10 = icmp_eq  i4 %i_1, i4 8" [inner_product.cpp:10]   --->   Operation 21 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln10 = add i4 %i_1, i4 1" [inner_product.cpp:10]   --->   Operation 23 'add' 'add_ln10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.body.split, void %for.end" [inner_product.cpp:10]   --->   Operation 24 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %i_1" [inner_product.cpp:10]   --->   Operation 25 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln10"   --->   Operation 26 'getelementptr' 'a_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.14ns)   --->   "%a_load = load i3 %a_addr"   --->   Operation 27 'load' 'a_load' <Predicate = (!icmp_ln10)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i16 %b, i64 0, i64 %zext_ln10"   --->   Operation 28 'getelementptr' 'b_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.14ns)   --->   "%b_load = load i3 %b_addr"   --->   Operation 29 'load' 'b_load' <Predicate = (!icmp_ln10)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.83ns)   --->   "%store_ln10 = store i4 %add_ln10, i4 %i" [inner_product.cpp:10]   --->   Operation 30 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 31 [1/2] (1.14ns)   --->   "%a_load = load i3 %a_addr"   --->   Operation 31 'load' 'a_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/2] (1.14ns)   --->   "%b_load = load i3 %b_addr"   --->   Operation 32 'load' 'b_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 33 [3/3] (1.02ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 33 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 34 [2/3] (1.02ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 34 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%acc_V_load = load i16 %acc_V"   --->   Operation 35 'load' 'acc_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 36 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [2/2] (1.49ns) (root node of the DSP)   --->   "%acc_V_1 = add i16 %mul_ln859, i16 %acc_V_load"   --->   Operation 37 'add' 'acc_V_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%acc_V_load_1 = load i16 %acc_V" [inner_product.cpp:14]   --->   Operation 43 'load' 'acc_V_load_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %s, i16 %acc_V_load_1" [inner_product.cpp:14]   --->   Operation 44 'write' 'write_ln14' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [inner_product.cpp:15]   --->   Operation 45 'ret' 'ret_ln15' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution2/directives.tcl:7]   --->   Operation 38 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [inner_product.cpp:6]   --->   Operation 39 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (1.49ns) (root node of the DSP)   --->   "%acc_V_1 = add i16 %mul_ln859, i16 %acc_V_load"   --->   Operation 40 'add' 'acc_V_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (0.83ns)   --->   "%store_ln10 = store i16 %acc_V_1, i16 %acc_V" [inner_product.cpp:10]   --->   Operation 41 'store' 'store_ln10' <Predicate = true> <Delay = 0.83>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body" [inner_product.cpp:10]   --->   Operation 42 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V             (alloca           ) [ 011111]
i                 (alloca           ) [ 010000]
spectopmodule_ln3 (spectopmodule    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
store_ln10        (store            ) [ 000000]
store_ln10        (store            ) [ 000000]
br_ln10           (br               ) [ 000000]
i_1               (load             ) [ 000000]
icmp_ln10         (icmp             ) [ 011110]
empty             (speclooptripcount) [ 000000]
add_ln10          (add              ) [ 000000]
br_ln10           (br               ) [ 000000]
zext_ln10         (zext             ) [ 000000]
a_addr            (getelementptr    ) [ 011000]
b_addr            (getelementptr    ) [ 011000]
store_ln10        (store            ) [ 000000]
a_load            (load             ) [ 010110]
b_load            (load             ) [ 010110]
acc_V_load        (load             ) [ 010001]
mul_ln859         (mul              ) [ 010001]
specpipeline_ln7  (specpipeline     ) [ 000000]
specloopname_ln6  (specloopname     ) [ 000000]
acc_V_1           (add              ) [ 000000]
store_ln10        (store            ) [ 000000]
br_ln10           (br               ) [ 000000]
acc_V_load_1      (load             ) [ 000000]
write_ln14        (write            ) [ 000000]
ret_ln15          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="acc_V_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln14_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="16" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="a_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln10_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln10_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_1_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln10_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln10_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln10_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln10_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="acc_V_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="3"/>
<pin id="127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln10_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="4"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="acc_V_load_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="3"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load_1/4 "/>
</bind>
</comp>

<comp id="136" class="1007" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln859/2 acc_V_1/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="acc_V_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="160" class="1005" name="icmp_ln10_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="3"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="164" class="1005" name="a_addr_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="1"/>
<pin id="166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="169" class="1005" name="b_addr_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="1"/>
<pin id="171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="174" class="1005" name="a_load_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="1"/>
<pin id="176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="179" class="1005" name="b_load_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="1"/>
<pin id="181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="184" class="1005" name="acc_V_load_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="99" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="124"><net_src comp="108" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="141"><net_src comp="83" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="70" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="125" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="148"><net_src comp="48" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="156"><net_src comp="52" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="163"><net_src comp="102" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="63" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="172"><net_src comp="76" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="177"><net_src comp="70" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="182"><net_src comp="83" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="187"><net_src comp="125" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="136" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {4 }
 - Input state : 
	Port: inner_product : a | {1 2 }
	Port: inner_product : b | {1 2 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln10 : 1
		i_1 : 1
		icmp_ln10 : 2
		add_ln10 : 2
		br_ln10 : 3
		zext_ln10 : 2
		a_addr : 3
		a_load : 4
		b_addr : 3
		b_load : 4
		store_ln10 : 3
	State 2
		mul_ln859 : 1
	State 3
	State 4
		acc_V_1 : 1
		write_ln14 : 1
	State 5
		store_ln10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln10_fu_108    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln10_fu_102    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_136       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln14_write_fu_56 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln10_fu_114    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    22   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_164  |    3   |
|  a_load_reg_174  |   16   |
|acc_V_load_reg_184|   16   |
|   acc_V_reg_145  |   16   |
|  b_addr_reg_169  |    3   |
|  b_load_reg_179  |   16   |
|     i_reg_153    |    4   |
| icmp_ln10_reg_160|    1   |
+------------------+--------+
|       Total      |   75   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_83 |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_136    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_136    |  p1  |   3  |  16  |   48   ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   92   || 3.34693 ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   40   |
|  Register |    -   |    -   |   75   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   75   |   62   |
+-----------+--------+--------+--------+--------+
