Analysis & Synthesis report for divgmx
Sat Apr 08 02:06:48 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |basic|hdmi:U2|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component
 19. Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n8j:auto_generated
 20. Source assignments for vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated
 21. Source assignments for rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated
 22. Source assignments for hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_l6m:auto_generated|altsyncram_fd81:altsyncram2
 23. Parameter Settings for User Entity Instance: altpll0:U1|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: hdmi:U2
 25. Parameter Settings for User Entity Instance: hdmi:U2|hdmidataencoder:dataenc
 26. Parameter Settings for User Entity Instance: hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component
 27. Parameter Settings for User Entity Instance: vram:U5|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: rom:U6|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: dac:U12
 30. Parameter Settings for User Entity Instance: dac:U13
 31. Parameter Settings for User Entity Instance: deserializer:U14
 32. Parameter Settings for User Entity Instance: deserializer:U14|receiver:inst_rx
 33. Parameter Settings for Inferred Entity Instance: hdmi:U2|altshift_taps:q_pipe_rtl_0
 34. Parameter Settings for Inferred Entity Instance: hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div1
 36. altpll Parameter Settings by Entity Instance
 37. altsyncram Parameter Settings by Entity Instance
 38. altshift_taps Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer4"
 40. Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer3"
 41. Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer1"
 42. Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer0"
 43. Port Connectivity Checks: "saa1099:U16|saa1099_tone_gen:freq_gen5"
 44. Port Connectivity Checks: "saa1099:U16|saa1099_tone_gen:freq_gen2"
 45. Port Connectivity Checks: "saa1099:U16"
 46. Port Connectivity Checks: "deserializer:U14"
 47. Port Connectivity Checks: "dac:U13"
 48. Port Connectivity Checks: "dac:U12"
 49. Port Connectivity Checks: "zcontroller:U11"
 50. Port Connectivity Checks: "turbosound:U10|ym2149:ssg1"
 51. Port Connectivity Checks: "turbosound:U10|ym2149:ssg0"
 52. Port Connectivity Checks: "soundrive:U9"
 53. Port Connectivity Checks: "divmmc:U8"
 54. Port Connectivity Checks: "sdram:U7"
 55. Port Connectivity Checks: "vram:U5"
 56. Port Connectivity Checks: "vga_zx:U4"
 57. Port Connectivity Checks: "sync:U3"
 58. Port Connectivity Checks: "hdmi:U2"
 59. Port Connectivity Checks: "altpll0:U1"
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 08 02:06:48 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; divgmx                                          ;
; Top-level Entity Name              ; basic                                           ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 5,440                                           ;
;     Total combinational functions  ; 4,765                                           ;
;     Dedicated logic registers      ; 1,900                                           ;
; Total registers                    ; 1916                                            ;
; Total pins                         ; 85                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 327,851                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; basic              ; divgmx             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+-----------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                             ; Library ;
+-----------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; ../rtl/sound/turbosound/saa1099.sv            ; yes             ; User SystemVerilog HDL File            ; C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv     ;         ;
; ../rtl/hid/receiver.vhd                       ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/hid/receiver.vhd                ;         ;
; ../rtl/hid/deserializer.vhd                   ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/hid/deserializer.vhd            ;         ;
; ../rtl/dac/dac.vhd                            ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/dac/dac.vhd                     ;         ;
; ../rtl/zc/zcontroller.vhd                     ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/zc/zcontroller.vhd              ;         ;
; ../rtl/sound/soundrive/soundrive.vhd          ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/sound/soundrive/soundrive.vhd   ;         ;
; ../rtl/divmmc/divmmc.vhd                      ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/divmmc/divmmc.vhd               ;         ;
; ../rtl/pll/altpll0.vhd                        ; yes             ; User Wizard-Generated File             ; C:/altera/DivGMX-master/divgmx_basic/rtl/pll/altpll0.vhd                 ;         ;
; ../rtl/video/vga_zx.vhd                       ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/video/vga_zx.vhd                ;         ;
; ../rtl/video/sync.vhd                         ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/video/sync.vhd                  ;         ;
; ../rtl/basic.vhd                              ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd                       ;         ;
; ../rtl/hdmi/hdmidataencoder.v                 ; yes             ; User Verilog HDL File                  ; C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v          ;         ;
; ../rtl/hdmi/hdmi.vhd                          ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmi.vhd                   ;         ;
; ../rtl/hdmi/encoder.vhd                       ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/encoder.vhd                ;         ;
; ../rtl/hdmi/altddio_out1.vhd                  ; yes             ; User Wizard-Generated File             ; C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd           ;         ;
; ../rtl/video/vram.vhd                         ; yes             ; User Wizard-Generated File             ; C:/altera/DivGMX-master/divgmx_basic/rtl/video/vram.vhd                  ;         ;
; ../rtl/ram/rom.vhd                            ; yes             ; User Wizard-Generated File             ; C:/altera/DivGMX-master/divgmx_basic/rtl/ram/rom.vhd                     ;         ;
; ../rtl/sdram/sdram.vhd                        ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/sdram/sdram.vhd                 ;         ;
; ../rtl/sound/turbosound/ym2149.sv             ; yes             ; User SystemVerilog HDL File            ; C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/ym2149.sv      ;         ;
; ../rtl/sound/turbosound/turbosound.vhd        ; yes             ; User VHDL File                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/turbosound.vhd ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf             ;         ;
; aglobal130.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc         ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc        ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc      ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc      ;         ;
; db/altpll_he63.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf              ;         ;
; altddio_out.tdf                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf        ;         ;
; stratix_ddio.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ddio.inc       ;         ;
; cyclone_ddio.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cyclone_ddio.inc       ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; stratix_lcell.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_lcell.inc      ;         ;
; db/ddio_out_n8j.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/ddio_out_n8j.tdf             ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_qjd2.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_qjd2.tdf          ;         ;
; db/decode_ara.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/decode_ara.tdf               ;         ;
; db/decode_37a.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/decode_37a.tdf               ;         ;
; db/mux_qlb.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/mux_qlb.tdf                  ;         ;
; db/altsyncram_76a1.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_76a1.tdf          ;         ;
; /altera/divgmx-master/divgmx_basic/rom/24.hex ; yes             ; Auto-Found Memory Initialization File  ; /altera/divgmx-master/divgmx_basic/rom/24.hex                            ;         ;
; db/decode_57a.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/decode_57a.tdf               ;         ;
; db/mux_slb.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/mux_slb.tdf                  ;         ;
; altshift_taps.tdf                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf      ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc        ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc        ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc       ;         ;
; db/shift_taps_l6m.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/shift_taps_l6m.tdf           ;         ;
; db/altsyncram_fd81.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_fd81.tdf          ;         ;
; db/cntr_5of.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/cntr_5of.tdf                 ;         ;
; db/cmpr_hfc.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/cmpr_hfc.tdf                 ;         ;
; lpm_divide.tdf                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf         ;         ;
; abs_divider.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc        ;         ;
; sign_div_unsign.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc    ;         ;
; db/lpm_divide_8jm.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/lpm_divide_8jm.tdf           ;         ;
; db/sign_div_unsign_9nh.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/sign_div_unsign_9nh.tdf      ;         ;
; db/alt_u_div_t8f.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/alt_u_div_t8f.tdf            ;         ;
; db/add_sub_unc.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/add_sub_unc.tdf              ;         ;
; db/add_sub_vnc.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/altera/DivGMX-master/divgmx_basic/syn/db/add_sub_vnc.tdf              ;         ;
+-----------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,440                                                                ;
;                                             ;                                                                      ;
; Total combinational functions               ; 4765                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                      ;
;     -- 4 input functions                    ; 1792                                                                 ;
;     -- 3 input functions                    ; 1762                                                                 ;
;     -- <=2 input functions                  ; 1211                                                                 ;
;                                             ;                                                                      ;
; Logic elements by mode                      ;                                                                      ;
;     -- normal mode                          ; 3242                                                                 ;
;     -- arithmetic mode                      ; 1523                                                                 ;
;                                             ;                                                                      ;
; Total registers                             ; 1916                                                                 ;
;     -- Dedicated logic registers            ; 1900                                                                 ;
;     -- I/O registers                        ; 32                                                                   ;
;                                             ;                                                                      ;
; I/O pins                                    ; 85                                                                   ;
; Total memory bits                           ; 327851                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                    ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1829                                                                 ;
; Total fan-out                               ; 21765                                                                ;
; Average fan-out                             ; 3.14                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |basic                                       ; 4765 (391)        ; 1900 (92)    ; 327851      ; 0            ; 0       ; 0         ; 85   ; 0            ; |basic                                                                                                                                                       ; work         ;
;    |altpll0:U1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll0:U1                                                                                                                                            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll0:U1|altpll:altpll_component                                                                                                                    ; work         ;
;          |altpll_he63:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated                                                                                         ; work         ;
;    |dac:U12|                                 ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|dac:U12                                                                                                                                               ; work         ;
;    |dac:U13|                                 ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|dac:U13                                                                                                                                               ; work         ;
;    |deserializer:U14|                        ; 234 (186)         ; 141 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|deserializer:U14                                                                                                                                      ; work         ;
;       |receiver:inst_rx|                     ; 48 (48)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|deserializer:U14|receiver:inst_rx                                                                                                                     ; work         ;
;    |divmmc:U8|                               ; 46 (46)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|divmmc:U8                                                                                                                                             ; work         ;
;    |hdmi:U2|                                 ; 1971 (98)         ; 661 (87)     ; 171         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2                                                                                                                                               ; work         ;
;       |altddio_out1:ddio_inst|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altddio_out1:ddio_inst                                                                                                                        ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component                                                                                      ; work         ;
;             |ddio_out_n8j:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n8j:auto_generated                                                          ; work         ;
;       |altshift_taps:q_pipe_rtl_0|           ; 10 (0)            ; 4 (0)        ; 171         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0                                                                                                                    ; work         ;
;          |shift_taps_l6m:auto_generated|     ; 10 (0)            ; 4 (0)        ; 171         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_l6m:auto_generated                                                                                      ; work         ;
;             |altsyncram_fd81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 171         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_l6m:auto_generated|altsyncram_fd81:altsyncram2                                                          ; work         ;
;             |cntr_5of:cntr1|                 ; 10 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_l6m:auto_generated|cntr_5of:cntr1                                                                       ; work         ;
;                |cmpr_hfc:cmpr4|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_l6m:auto_generated|cntr_5of:cntr1|cmpr_hfc:cmpr4                                                        ; work         ;
;       |encoder:enc0|                         ; 79 (79)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|encoder:enc0                                                                                                                                  ; work         ;
;       |encoder:enc1|                         ; 78 (78)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|encoder:enc1                                                                                                                                  ; work         ;
;       |encoder:enc2|                         ; 78 (78)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|encoder:enc2                                                                                                                                  ; work         ;
;       |hdmidataencoder:dataenc|              ; 1628 (636)        ; 528 (528)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc                                                                                                                       ; work         ;
;          |lpm_divide:Div0|                   ; 501 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0                                                                                                       ; work         ;
;             |lpm_divide_8jm:auto_generated|  ; 501 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_9nh:divider| ; 501 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 501 (499)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;          |lpm_divide:Div1|                   ; 491 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div1                                                                                                       ; work         ;
;             |lpm_divide_8jm:auto_generated|  ; 491 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div1|lpm_divide_8jm:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_9nh:divider| ; 491 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 491 (489)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;    |rom:U6|                                  ; 3 (0)             ; 2 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|rom:U6                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|      ; 3 (0)             ; 2 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|rom:U6|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_76a1:auto_generated|    ; 3 (0)             ; 2 (2)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated                                                                                 ; work         ;
;             |decode_57a:rden_decode|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated|decode_57a:rden_decode                                                          ; work         ;
;    |saa1099:U16|                             ; 973 (53)          ; 354 (158)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16                                                                                                                                           ; work         ;
;       |sa1099_mixer_and_amplitude:mixer0|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer0                                                                                                         ; work         ;
;       |sa1099_mixer_and_amplitude:mixer1|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer1                                                                                                         ; work         ;
;       |sa1099_mixer_and_amplitude:mixer2|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer2                                                                                                         ; work         ;
;       |sa1099_mixer_and_amplitude:mixer3|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer3                                                                                                         ; work         ;
;       |sa1099_mixer_and_amplitude:mixer4|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer4                                                                                                         ; work         ;
;       |sa1099_mixer_and_amplitude:mixer5|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer5                                                                                                         ; work         ;
;       |saa1099_envelope_gen:envelope_gen0|   ; 117 (51)          ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0                                                                                                        ; work         ;
;          |saa1099_mul4x4:modulate_left|      ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0|saa1099_mul4x4:modulate_left                                                                           ; work         ;
;          |saa1099_mul4x4:modulate_right|     ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0|saa1099_mul4x4:modulate_right                                                                          ; work         ;
;       |saa1099_envelope_gen:envelope_gen1|   ; 115 (49)          ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1                                                                                                        ; work         ;
;          |saa1099_mul4x4:modulate_left|      ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1|saa1099_mul4x4:modulate_left                                                                           ; work         ;
;          |saa1099_mul4x4:modulate_right|     ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1|saa1099_mul4x4:modulate_right                                                                          ; work         ;
;       |saa1099_noise_gen:noise_gen0|         ; 41 (41)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_noise_gen:noise_gen0                                                                                                              ; work         ;
;       |saa1099_noise_gen:noise_gen1|         ; 41 (41)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_noise_gen:noise_gen1                                                                                                              ; work         ;
;       |saa1099_output_mixer:outmix_left|     ; 180 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_output_mixer:outmix_left                                                                                                          ; work         ;
;       |saa1099_output_mixer:outmix_right|    ; 180 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_output_mixer:outmix_right                                                                                                         ; work         ;
;       |saa1099_tone_gen:freq_gen0|           ; 35 (35)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen0                                                                                                                ; work         ;
;       |saa1099_tone_gen:freq_gen1|           ; 35 (35)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen1                                                                                                                ; work         ;
;       |saa1099_tone_gen:freq_gen2|           ; 34 (34)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen2                                                                                                                ; work         ;
;       |saa1099_tone_gen:freq_gen3|           ; 35 (35)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen3                                                                                                                ; work         ;
;       |saa1099_tone_gen:freq_gen4|           ; 35 (35)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen4                                                                                                                ; work         ;
;       |saa1099_tone_gen:freq_gen5|           ; 34 (34)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen5                                                                                                                ; work         ;
;    |sdram:U7|                                ; 67 (67)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|sdram:U7                                                                                                                                              ; work         ;
;    |soundrive:U9|                            ; 8 (8)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|soundrive:U9                                                                                                                                          ; work         ;
;    |sync:U3|                                 ; 48 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|sync:U3                                                                                                                                               ; work         ;
;    |turbosound:U10|                          ; 915 (7)           ; 388 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|turbosound:U10                                                                                                                                        ; work         ;
;       |ym2149:ssg0|                          ; 466 (466)         ; 196 (196)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|turbosound:U10|ym2149:ssg0                                                                                                                            ; work         ;
;       |ym2149:ssg1|                          ; 442 (442)         ; 191 (191)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|turbosound:U10|ym2149:ssg1                                                                                                                            ; work         ;
;    |vga_zx:U4|                               ; 54 (54)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vga_zx:U4                                                                                                                                             ; work         ;
;    |vram:U5|                                 ; 10 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|      ; 10 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component                                                                                                               ; work         ;
;          |altsyncram_qjd2:auto_generated|    ; 10 (0)            ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated                                                                                ; work         ;
;             |decode_ara:decode2|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|decode_ara:decode2                                                             ; work         ;
;             |mux_qlb:mux5|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|mux_qlb:mux5                                                                   ; work         ;
;    |zcontroller:U11|                         ; 19 (19)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|zcontroller:U11                                                                                                                                       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_l6m:auto_generated|altsyncram_fd81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 9            ; 19           ; 9            ; 19           ; 171    ; None             ;
; rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 24576        ; 8            ; --           ; --           ; 196608 ; ../../rom/24.hex ;
; vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|ALTSYNCRAM                       ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None             ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |basic|altpll0:U1                     ; C:/altera/DivGMX-master/divgmx_basic/rtl/pll/altpll0.vhd       ;
; Altera ; ALTDDIO_OUT  ; N/A     ; N/A          ; N/A          ; |basic|hdmi:U2|altddio_out1:ddio_inst ; C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |basic|vram:U5                        ; C:/altera/DivGMX-master/divgmx_basic/rtl/video/vram.vhd        ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |basic|rom:U6                         ; C:/altera/DivGMX-master/divgmx_basic/rtl/ram/rom.vhd           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |basic|hdmi:U2|state                                                                                                                                                                                      ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+
; Name                      ; state.videoData ; state.dataIsland ; state.dataIslandPostGuard ; state.dataIslandPreGuard ; state.dataIslandPreamble ; state.videoDataGuardBand ; state.videoDataPreamble ; state.controlData ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+
; state.controlData         ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 0                 ;
; state.videoDataPreamble   ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 1                       ; 1                 ;
; state.videoDataGuardBand  ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 1                        ; 0                       ; 1                 ;
; state.dataIslandPreamble  ; 0               ; 0                ; 0                         ; 0                        ; 1                        ; 0                        ; 0                       ; 1                 ;
; state.dataIslandPreGuard  ; 0               ; 0                ; 0                         ; 1                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.dataIslandPostGuard ; 0               ; 0                ; 1                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.dataIsland          ; 0               ; 1                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.videoData           ; 1               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; rom_a13                                            ; Mux9                ; yes                    ;
; rom_a14                                            ; Mux9                ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+---------------------------------------------------+--------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                           ;
+---------------------------------------------------+--------------------------------------------------------------+
; dac:U12|SigmaLatch_q[3,4]                         ; Merged with dac:U13|SigmaLatch_q[4]                          ;
; dac:U13|SigmaLatch_q[1,3]                         ; Merged with dac:U13|SigmaLatch_q[4]                          ;
; dac:U12|SigmaLatch_q[0..2]                        ; Merged with dac:U13|SigmaLatch_q[4]                          ;
; dac:U13|SigmaLatch_q[0,2]                         ; Merged with dac:U13|SigmaLatch_q[4]                          ;
; turbosound:U10|ym2149:ssg0|old_BDIR               ; Merged with turbosound:U10|ym2149:ssg1|old_BDIR              ;
; hdmi:U2|q_pipe[0][12]                             ; Merged with hdmi:U2|prevData                                 ;
; hdmi:U2|prevBlank                                 ; Merged with hdmi:U2|q_pipe[0][13]                            ;
; hdmi:U2|hdmidataencoder:dataenc|prevBlank         ; Merged with hdmi:U2|q_pipe[0][13]                            ;
; hdmi:U2|hdmidataencoder:dataenc|prevHSync         ; Merged with hdmi:U2|q_pipe[0][15]                            ;
; hdmi:U2|q_pipe[0][22]                             ; Merged with hdmi:U2|q_pipe[0][16]                            ;
; hdmi:U2|q_pipe[0][20]                             ; Merged with hdmi:U2|q_pipe[0][16]                            ;
; hdmi:U2|q_pipe[0][18]                             ; Merged with hdmi:U2|q_pipe[0][16]                            ;
; hdmi:U2|q_pipe[0][23]                             ; Merged with hdmi:U2|q_pipe[0][17]                            ;
; hdmi:U2|q_pipe[0][21]                             ; Merged with hdmi:U2|q_pipe[0][17]                            ;
; hdmi:U2|q_pipe[0][19]                             ; Merged with hdmi:U2|q_pipe[0][17]                            ;
; hdmi:U2|q_pipe[0][30]                             ; Merged with hdmi:U2|q_pipe[0][24]                            ;
; hdmi:U2|q_pipe[0][28]                             ; Merged with hdmi:U2|q_pipe[0][24]                            ;
; hdmi:U2|q_pipe[0][26]                             ; Merged with hdmi:U2|q_pipe[0][24]                            ;
; hdmi:U2|q_pipe[0][31]                             ; Merged with hdmi:U2|q_pipe[0][25]                            ;
; hdmi:U2|q_pipe[0][29]                             ; Merged with hdmi:U2|q_pipe[0][25]                            ;
; hdmi:U2|q_pipe[0][27]                             ; Merged with hdmi:U2|q_pipe[0][25]                            ;
; hdmi:U2|q_pipe[0][38]                             ; Merged with hdmi:U2|q_pipe[0][32]                            ;
; hdmi:U2|q_pipe[0][36]                             ; Merged with hdmi:U2|q_pipe[0][32]                            ;
; hdmi:U2|q_pipe[0][34]                             ; Merged with hdmi:U2|q_pipe[0][32]                            ;
; hdmi:U2|q_pipe[0][39]                             ; Merged with hdmi:U2|q_pipe[0][33]                            ;
; hdmi:U2|q_pipe[0][37]                             ; Merged with hdmi:U2|q_pipe[0][33]                            ;
; hdmi:U2|q_pipe[0][35]                             ; Merged with hdmi:U2|q_pipe[0][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][54]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][54]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][54]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][55] ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[2][55] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[4]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[2,3] ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[1]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[1,4] ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[3]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[0]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[2]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|q_pipe[1][22]                             ; Merged with hdmi:U2|q_pipe[1][16]                            ;
; hdmi:U2|q_pipe[1][20]                             ; Merged with hdmi:U2|q_pipe[1][16]                            ;
; hdmi:U2|q_pipe[1][18]                             ; Merged with hdmi:U2|q_pipe[1][16]                            ;
; hdmi:U2|q_pipe[1][23]                             ; Merged with hdmi:U2|q_pipe[1][17]                            ;
; hdmi:U2|q_pipe[1][21]                             ; Merged with hdmi:U2|q_pipe[1][17]                            ;
; hdmi:U2|q_pipe[1][19]                             ; Merged with hdmi:U2|q_pipe[1][17]                            ;
; hdmi:U2|q_pipe[1][30]                             ; Merged with hdmi:U2|q_pipe[1][24]                            ;
; hdmi:U2|q_pipe[1][28]                             ; Merged with hdmi:U2|q_pipe[1][24]                            ;
; hdmi:U2|q_pipe[1][26]                             ; Merged with hdmi:U2|q_pipe[1][24]                            ;
; hdmi:U2|q_pipe[1][31]                             ; Merged with hdmi:U2|q_pipe[1][25]                            ;
; hdmi:U2|q_pipe[1][29]                             ; Merged with hdmi:U2|q_pipe[1][25]                            ;
; hdmi:U2|q_pipe[1][27]                             ; Merged with hdmi:U2|q_pipe[1][25]                            ;
; hdmi:U2|q_pipe[1][38]                             ; Merged with hdmi:U2|q_pipe[1][32]                            ;
; hdmi:U2|q_pipe[1][36]                             ; Merged with hdmi:U2|q_pipe[1][32]                            ;
; hdmi:U2|q_pipe[1][34]                             ; Merged with hdmi:U2|q_pipe[1][32]                            ;
; hdmi:U2|q_pipe[1][39]                             ; Merged with hdmi:U2|q_pipe[1][33]                            ;
; hdmi:U2|q_pipe[1][37]                             ; Merged with hdmi:U2|q_pipe[1][33]                            ;
; hdmi:U2|q_pipe[1][35]                             ; Merged with hdmi:U2|q_pipe[1][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][52]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][52]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[2][52] ;
; hdmi:U2|q_pipe[2][22]                             ; Merged with hdmi:U2|q_pipe[2][16]                            ;
; hdmi:U2|q_pipe[2][20]                             ; Merged with hdmi:U2|q_pipe[2][16]                            ;
; hdmi:U2|q_pipe[2][18]                             ; Merged with hdmi:U2|q_pipe[2][16]                            ;
; hdmi:U2|q_pipe[2][23]                             ; Merged with hdmi:U2|q_pipe[2][17]                            ;
; hdmi:U2|q_pipe[2][21]                             ; Merged with hdmi:U2|q_pipe[2][17]                            ;
; hdmi:U2|q_pipe[2][19]                             ; Merged with hdmi:U2|q_pipe[2][17]                            ;
; hdmi:U2|q_pipe[2][30]                             ; Merged with hdmi:U2|q_pipe[2][24]                            ;
; hdmi:U2|q_pipe[2][28]                             ; Merged with hdmi:U2|q_pipe[2][24]                            ;
; hdmi:U2|q_pipe[2][26]                             ; Merged with hdmi:U2|q_pipe[2][24]                            ;
; hdmi:U2|q_pipe[2][31]                             ; Merged with hdmi:U2|q_pipe[2][25]                            ;
; hdmi:U2|q_pipe[2][29]                             ; Merged with hdmi:U2|q_pipe[2][25]                            ;
; hdmi:U2|q_pipe[2][27]                             ; Merged with hdmi:U2|q_pipe[2][25]                            ;
; hdmi:U2|q_pipe[2][38]                             ; Merged with hdmi:U2|q_pipe[2][32]                            ;
; hdmi:U2|q_pipe[2][36]                             ; Merged with hdmi:U2|q_pipe[2][32]                            ;
; hdmi:U2|q_pipe[2][34]                             ; Merged with hdmi:U2|q_pipe[2][32]                            ;
; hdmi:U2|q_pipe[2][39]                             ; Merged with hdmi:U2|q_pipe[2][33]                            ;
; hdmi:U2|q_pipe[2][37]                             ; Merged with hdmi:U2|q_pipe[2][33]                            ;
; hdmi:U2|q_pipe[2][35]                             ; Merged with hdmi:U2|q_pipe[2][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][52]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][50]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[2][50] ;
; hdmi:U2|q_pipe[3][22]                             ; Merged with hdmi:U2|q_pipe[3][16]                            ;
; hdmi:U2|q_pipe[3][20]                             ; Merged with hdmi:U2|q_pipe[3][16]                            ;
; hdmi:U2|q_pipe[3][18]                             ; Merged with hdmi:U2|q_pipe[3][16]                            ;
; hdmi:U2|q_pipe[3][23]                             ; Merged with hdmi:U2|q_pipe[3][17]                            ;
; hdmi:U2|q_pipe[3][21]                             ; Merged with hdmi:U2|q_pipe[3][17]                            ;
; hdmi:U2|q_pipe[3][19]                             ; Merged with hdmi:U2|q_pipe[3][17]                            ;
; hdmi:U2|q_pipe[3][30]                             ; Merged with hdmi:U2|q_pipe[3][24]                            ;
; hdmi:U2|q_pipe[3][28]                             ; Merged with hdmi:U2|q_pipe[3][24]                            ;
; hdmi:U2|q_pipe[3][26]                             ; Merged with hdmi:U2|q_pipe[3][24]                            ;
; hdmi:U2|q_pipe[3][31]                             ; Merged with hdmi:U2|q_pipe[3][25]                            ;
; hdmi:U2|q_pipe[3][29]                             ; Merged with hdmi:U2|q_pipe[3][25]                            ;
; hdmi:U2|q_pipe[3][27]                             ; Merged with hdmi:U2|q_pipe[3][25]                            ;
; hdmi:U2|q_pipe[3][38]                             ; Merged with hdmi:U2|q_pipe[3][32]                            ;
; hdmi:U2|q_pipe[3][36]                             ; Merged with hdmi:U2|q_pipe[3][32]                            ;
; hdmi:U2|q_pipe[3][34]                             ; Merged with hdmi:U2|q_pipe[3][32]                            ;
; hdmi:U2|q_pipe[3][39]                             ; Merged with hdmi:U2|q_pipe[3][33]                            ;
; hdmi:U2|q_pipe[3][37]                             ; Merged with hdmi:U2|q_pipe[3][33]                            ;
; hdmi:U2|q_pipe[3][35]                             ; Merged with hdmi:U2|q_pipe[3][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][50]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|q_pipe[4][22]                             ; Merged with hdmi:U2|q_pipe[4][16]                            ;
; hdmi:U2|q_pipe[4][20]                             ; Merged with hdmi:U2|q_pipe[4][16]                            ;
; hdmi:U2|q_pipe[4][18]                             ; Merged with hdmi:U2|q_pipe[4][16]                            ;
; hdmi:U2|q_pipe[4][23]                             ; Merged with hdmi:U2|q_pipe[4][17]                            ;
; hdmi:U2|q_pipe[4][21]                             ; Merged with hdmi:U2|q_pipe[4][17]                            ;
; hdmi:U2|q_pipe[4][19]                             ; Merged with hdmi:U2|q_pipe[4][17]                            ;
; hdmi:U2|q_pipe[4][30]                             ; Merged with hdmi:U2|q_pipe[4][24]                            ;
; hdmi:U2|q_pipe[4][28]                             ; Merged with hdmi:U2|q_pipe[4][24]                            ;
; hdmi:U2|q_pipe[4][26]                             ; Merged with hdmi:U2|q_pipe[4][24]                            ;
; hdmi:U2|q_pipe[4][31]                             ; Merged with hdmi:U2|q_pipe[4][25]                            ;
; hdmi:U2|q_pipe[4][29]                             ; Merged with hdmi:U2|q_pipe[4][25]                            ;
; hdmi:U2|q_pipe[4][27]                             ; Merged with hdmi:U2|q_pipe[4][25]                            ;
; hdmi:U2|q_pipe[4][38]                             ; Merged with hdmi:U2|q_pipe[4][32]                            ;
; hdmi:U2|q_pipe[4][36]                             ; Merged with hdmi:U2|q_pipe[4][32]                            ;
; hdmi:U2|q_pipe[4][34]                             ; Merged with hdmi:U2|q_pipe[4][32]                            ;
; hdmi:U2|q_pipe[4][39]                             ; Merged with hdmi:U2|q_pipe[4][33]                            ;
; hdmi:U2|q_pipe[4][37]                             ; Merged with hdmi:U2|q_pipe[4][33]                            ;
; hdmi:U2|q_pipe[4][35]                             ; Merged with hdmi:U2|q_pipe[4][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][50]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|q_pipe[5][22]                             ; Merged with hdmi:U2|q_pipe[5][16]                            ;
; hdmi:U2|q_pipe[5][20]                             ; Merged with hdmi:U2|q_pipe[5][16]                            ;
; hdmi:U2|q_pipe[5][18]                             ; Merged with hdmi:U2|q_pipe[5][16]                            ;
; hdmi:U2|q_pipe[5][23]                             ; Merged with hdmi:U2|q_pipe[5][17]                            ;
; hdmi:U2|q_pipe[5][21]                             ; Merged with hdmi:U2|q_pipe[5][17]                            ;
; hdmi:U2|q_pipe[5][19]                             ; Merged with hdmi:U2|q_pipe[5][17]                            ;
; hdmi:U2|q_pipe[5][30]                             ; Merged with hdmi:U2|q_pipe[5][24]                            ;
; hdmi:U2|q_pipe[5][28]                             ; Merged with hdmi:U2|q_pipe[5][24]                            ;
; hdmi:U2|q_pipe[5][26]                             ; Merged with hdmi:U2|q_pipe[5][24]                            ;
; hdmi:U2|q_pipe[5][31]                             ; Merged with hdmi:U2|q_pipe[5][25]                            ;
; hdmi:U2|q_pipe[5][29]                             ; Merged with hdmi:U2|q_pipe[5][25]                            ;
; hdmi:U2|q_pipe[5][27]                             ; Merged with hdmi:U2|q_pipe[5][25]                            ;
; hdmi:U2|q_pipe[5][38]                             ; Merged with hdmi:U2|q_pipe[5][32]                            ;
; hdmi:U2|q_pipe[5][36]                             ; Merged with hdmi:U2|q_pipe[5][32]                            ;
; hdmi:U2|q_pipe[5][34]                             ; Merged with hdmi:U2|q_pipe[5][32]                            ;
; hdmi:U2|q_pipe[5][39]                             ; Merged with hdmi:U2|q_pipe[5][33]                            ;
; hdmi:U2|q_pipe[5][37]                             ; Merged with hdmi:U2|q_pipe[5][33]                            ;
; hdmi:U2|q_pipe[5][35]                             ; Merged with hdmi:U2|q_pipe[5][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][48]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][48]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][51] ;
; hdmi:U2|q_pipe[6][22]                             ; Merged with hdmi:U2|q_pipe[6][16]                            ;
; hdmi:U2|q_pipe[6][20]                             ; Merged with hdmi:U2|q_pipe[6][16]                            ;
; hdmi:U2|q_pipe[6][18]                             ; Merged with hdmi:U2|q_pipe[6][16]                            ;
; hdmi:U2|q_pipe[6][23]                             ; Merged with hdmi:U2|q_pipe[6][17]                            ;
; hdmi:U2|q_pipe[6][21]                             ; Merged with hdmi:U2|q_pipe[6][17]                            ;
; hdmi:U2|q_pipe[6][19]                             ; Merged with hdmi:U2|q_pipe[6][17]                            ;
; hdmi:U2|q_pipe[6][30]                             ; Merged with hdmi:U2|q_pipe[6][24]                            ;
; hdmi:U2|q_pipe[6][28]                             ; Merged with hdmi:U2|q_pipe[6][24]                            ;
; hdmi:U2|q_pipe[6][26]                             ; Merged with hdmi:U2|q_pipe[6][24]                            ;
; hdmi:U2|q_pipe[6][31]                             ; Merged with hdmi:U2|q_pipe[6][25]                            ;
; hdmi:U2|q_pipe[6][29]                             ; Merged with hdmi:U2|q_pipe[6][25]                            ;
; hdmi:U2|q_pipe[6][27]                             ; Merged with hdmi:U2|q_pipe[6][25]                            ;
; hdmi:U2|q_pipe[6][38]                             ; Merged with hdmi:U2|q_pipe[6][32]                            ;
; hdmi:U2|q_pipe[6][36]                             ; Merged with hdmi:U2|q_pipe[6][32]                            ;
; hdmi:U2|q_pipe[6][34]                             ; Merged with hdmi:U2|q_pipe[6][32]                            ;
; hdmi:U2|q_pipe[6][39]                             ; Merged with hdmi:U2|q_pipe[6][33]                            ;
; hdmi:U2|q_pipe[6][37]                             ; Merged with hdmi:U2|q_pipe[6][33]                            ;
; hdmi:U2|q_pipe[6][35]                             ; Merged with hdmi:U2|q_pipe[6][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[3][53] ;
; hdmi:U2|q_pipe[7][22]                             ; Merged with hdmi:U2|q_pipe[7][16]                            ;
; hdmi:U2|q_pipe[7][20]                             ; Merged with hdmi:U2|q_pipe[7][16]                            ;
; hdmi:U2|q_pipe[7][18]                             ; Merged with hdmi:U2|q_pipe[7][16]                            ;
; hdmi:U2|q_pipe[7][23]                             ; Merged with hdmi:U2|q_pipe[7][17]                            ;
; hdmi:U2|q_pipe[7][21]                             ; Merged with hdmi:U2|q_pipe[7][17]                            ;
; hdmi:U2|q_pipe[7][19]                             ; Merged with hdmi:U2|q_pipe[7][17]                            ;
; hdmi:U2|q_pipe[7][30]                             ; Merged with hdmi:U2|q_pipe[7][24]                            ;
; hdmi:U2|q_pipe[7][28]                             ; Merged with hdmi:U2|q_pipe[7][24]                            ;
; hdmi:U2|q_pipe[7][26]                             ; Merged with hdmi:U2|q_pipe[7][24]                            ;
; hdmi:U2|q_pipe[7][31]                             ; Merged with hdmi:U2|q_pipe[7][25]                            ;
; hdmi:U2|q_pipe[7][29]                             ; Merged with hdmi:U2|q_pipe[7][25]                            ;
; hdmi:U2|q_pipe[7][27]                             ; Merged with hdmi:U2|q_pipe[7][25]                            ;
; hdmi:U2|q_pipe[7][38]                             ; Merged with hdmi:U2|q_pipe[7][32]                            ;
; hdmi:U2|q_pipe[7][36]                             ; Merged with hdmi:U2|q_pipe[7][32]                            ;
; hdmi:U2|q_pipe[7][34]                             ; Merged with hdmi:U2|q_pipe[7][32]                            ;
; hdmi:U2|q_pipe[7][39]                             ; Merged with hdmi:U2|q_pipe[7][33]                            ;
; hdmi:U2|q_pipe[7][37]                             ; Merged with hdmi:U2|q_pipe[7][33]                            ;
; hdmi:U2|q_pipe[7][35]                             ; Merged with hdmi:U2|q_pipe[7][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][49] ;
; hdmi:U2|q_pipe[8][22]                             ; Merged with hdmi:U2|q_pipe[8][16]                            ;
; hdmi:U2|q_pipe[8][20]                             ; Merged with hdmi:U2|q_pipe[8][16]                            ;
; hdmi:U2|q_pipe[8][18]                             ; Merged with hdmi:U2|q_pipe[8][16]                            ;
; hdmi:U2|q_pipe[8][23]                             ; Merged with hdmi:U2|q_pipe[8][17]                            ;
; hdmi:U2|q_pipe[8][21]                             ; Merged with hdmi:U2|q_pipe[8][17]                            ;
; hdmi:U2|q_pipe[8][19]                             ; Merged with hdmi:U2|q_pipe[8][17]                            ;
; hdmi:U2|q_pipe[8][30]                             ; Merged with hdmi:U2|q_pipe[8][24]                            ;
; hdmi:U2|q_pipe[8][28]                             ; Merged with hdmi:U2|q_pipe[8][24]                            ;
; hdmi:U2|q_pipe[8][26]                             ; Merged with hdmi:U2|q_pipe[8][24]                            ;
; hdmi:U2|q_pipe[8][31]                             ; Merged with hdmi:U2|q_pipe[8][25]                            ;
; hdmi:U2|q_pipe[8][29]                             ; Merged with hdmi:U2|q_pipe[8][25]                            ;
; hdmi:U2|q_pipe[8][27]                             ; Merged with hdmi:U2|q_pipe[8][25]                            ;
; hdmi:U2|q_pipe[8][38]                             ; Merged with hdmi:U2|q_pipe[8][32]                            ;
; hdmi:U2|q_pipe[8][36]                             ; Merged with hdmi:U2|q_pipe[8][32]                            ;
; hdmi:U2|q_pipe[8][34]                             ; Merged with hdmi:U2|q_pipe[8][32]                            ;
; hdmi:U2|q_pipe[8][39]                             ; Merged with hdmi:U2|q_pipe[8][33]                            ;
; hdmi:U2|q_pipe[8][37]                             ; Merged with hdmi:U2|q_pipe[8][33]                            ;
; hdmi:U2|q_pipe[8][35]                             ; Merged with hdmi:U2|q_pipe[8][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][47] ;
; hdmi:U2|q_pipe[9][22]                             ; Merged with hdmi:U2|q_pipe[9][16]                            ;
; hdmi:U2|q_pipe[9][20]                             ; Merged with hdmi:U2|q_pipe[9][16]                            ;
; hdmi:U2|q_pipe[9][18]                             ; Merged with hdmi:U2|q_pipe[9][16]                            ;
; hdmi:U2|q_pipe[9][23]                             ; Merged with hdmi:U2|q_pipe[9][17]                            ;
; hdmi:U2|q_pipe[9][21]                             ; Merged with hdmi:U2|q_pipe[9][17]                            ;
; hdmi:U2|q_pipe[9][19]                             ; Merged with hdmi:U2|q_pipe[9][17]                            ;
; hdmi:U2|q_pipe[9][30]                             ; Merged with hdmi:U2|q_pipe[9][24]                            ;
; hdmi:U2|q_pipe[9][28]                             ; Merged with hdmi:U2|q_pipe[9][24]                            ;
; hdmi:U2|q_pipe[9][26]                             ; Merged with hdmi:U2|q_pipe[9][24]                            ;
; hdmi:U2|q_pipe[9][31]                             ; Merged with hdmi:U2|q_pipe[9][25]                            ;
; hdmi:U2|q_pipe[9][29]                             ; Merged with hdmi:U2|q_pipe[9][25]                            ;
; hdmi:U2|q_pipe[9][27]                             ; Merged with hdmi:U2|q_pipe[9][25]                            ;
; hdmi:U2|q_pipe[9][38]                             ; Merged with hdmi:U2|q_pipe[9][32]                            ;
; hdmi:U2|q_pipe[9][36]                             ; Merged with hdmi:U2|q_pipe[9][32]                            ;
; hdmi:U2|q_pipe[9][34]                             ; Merged with hdmi:U2|q_pipe[9][32]                            ;
; hdmi:U2|q_pipe[9][39]                             ; Merged with hdmi:U2|q_pipe[9][33]                            ;
; hdmi:U2|q_pipe[9][37]                             ; Merged with hdmi:U2|q_pipe[9][33]                            ;
; hdmi:U2|q_pipe[9][35]                             ; Merged with hdmi:U2|q_pipe[9][33]                            ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[3][51] ;
; hdmi:U2|q_pipe[10][22]                            ; Merged with hdmi:U2|q_pipe[10][16]                           ;
; hdmi:U2|q_pipe[10][20]                            ; Merged with hdmi:U2|q_pipe[10][16]                           ;
; hdmi:U2|q_pipe[10][18]                            ; Merged with hdmi:U2|q_pipe[10][16]                           ;
; hdmi:U2|q_pipe[10][23]                            ; Merged with hdmi:U2|q_pipe[10][17]                           ;
; hdmi:U2|q_pipe[10][21]                            ; Merged with hdmi:U2|q_pipe[10][17]                           ;
; hdmi:U2|q_pipe[10][19]                            ; Merged with hdmi:U2|q_pipe[10][17]                           ;
; hdmi:U2|q_pipe[10][30]                            ; Merged with hdmi:U2|q_pipe[10][24]                           ;
; hdmi:U2|q_pipe[10][28]                            ; Merged with hdmi:U2|q_pipe[10][24]                           ;
; hdmi:U2|q_pipe[10][26]                            ; Merged with hdmi:U2|q_pipe[10][24]                           ;
; hdmi:U2|q_pipe[10][31]                            ; Merged with hdmi:U2|q_pipe[10][25]                           ;
; hdmi:U2|q_pipe[10][29]                            ; Merged with hdmi:U2|q_pipe[10][25]                           ;
; hdmi:U2|q_pipe[10][27]                            ; Merged with hdmi:U2|q_pipe[10][25]                           ;
; hdmi:U2|q_pipe[10][38]                            ; Merged with hdmi:U2|q_pipe[10][32]                           ;
; hdmi:U2|q_pipe[10][36]                            ; Merged with hdmi:U2|q_pipe[10][32]                           ;
; hdmi:U2|q_pipe[10][34]                            ; Merged with hdmi:U2|q_pipe[10][32]                           ;
; hdmi:U2|q_pipe[10][39]                            ; Merged with hdmi:U2|q_pipe[10][33]                           ;
; hdmi:U2|q_pipe[10][37]                            ; Merged with hdmi:U2|q_pipe[10][33]                           ;
; hdmi:U2|q_pipe[10][35]                            ; Merged with hdmi:U2|q_pipe[10][33]                           ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][45]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][45] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][46]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][46] ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[20]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[3][49] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][43]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][46]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][41]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][44] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][39]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][51] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][49] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][47] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][45]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][45] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][42] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][44] ;
; turbosound:U10|ym2149:ssg1|noise_div              ; Merged with turbosound:U10|ym2149:ssg0|noise_div             ;
; turbosound:U10|ym2149:ssg1|cnt_div[0]             ; Merged with turbosound:U10|ym2149:ssg0|cnt_div[0]            ;
; turbosound:U10|ym2149:ssg1|cnt_div[1]             ; Merged with turbosound:U10|ym2149:ssg0|cnt_div[1]            ;
; turbosound:U10|ym2149:ssg1|cnt_div[2]             ; Merged with turbosound:U10|ym2149:ssg0|cnt_div[2]            ;
; turbosound:U10|ym2149:ssg1|cnt_div[3]             ; Merged with turbosound:U10|ym2149:ssg0|cnt_div[3]            ;
; turbosound:U10|ym2149:ssg1|ena_div_noise          ; Merged with turbosound:U10|ym2149:ssg0|ena_div_noise         ;
; turbosound:U10|ym2149:ssg1|ena_div                ; Merged with turbosound:U10|ym2149:ssg0|ena_div               ;
; sdram:U7|sdr_a[12]                                ; Merged with sdram:U7|sdr_a[11]                               ;
; hdmi:U2|ctl3                                      ; Merged with hdmi:U2|ctl1                                     ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][21] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][21] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][21] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][22] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][22] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][22] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][23] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][23] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][23] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][24]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][24] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][24]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][24] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][24]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][24] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][25]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][25] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][25]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][25] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][25]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][25] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][26]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][26] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][26]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][26] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][26]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][26] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][27]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][27] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][27]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][27] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][27]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][27] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][28]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][28] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][28]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][28] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][28]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][28] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][29]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][29]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][29]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][48]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][13]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][13] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][13]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][13] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][15]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][15] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][15]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][15] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][17]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][17] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][17]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][17] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][20]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][20] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][20]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][20] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][31]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][31]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][31]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][35]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][35]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][35]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][46]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][11]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][11] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][11]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][11] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][18]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][18] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][18]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][18] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][19]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][19] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][19]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][19] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][44] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][45]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][0]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][0]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][0]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][0]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][33]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][33]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][33]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][9]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][9]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][9]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][9]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][16]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][16] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][16]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][16] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][42] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][42] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][43]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][43]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][3]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][3]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][3]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][3]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][7]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][7]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][7]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][7]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][14]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][14] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][14]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][14] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][41]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][41]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][1]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][1]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][1]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][1]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][5]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][5]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][5]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][5]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][12]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][12] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][12]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][12] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][39]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][39]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][4]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][4]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][4]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][4]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][8]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][8]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][8]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][8]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][10]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][10] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][10]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][10] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][37]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][37]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][37]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][2]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][2]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][2]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][2]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][6]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][6]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][6]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][6]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30] ;
; dac:U13|SigmaLatch_q[4]                           ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]   ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|ctl1                                      ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; deserializer:U14|y0[8]                            ; Lost fanout                                                  ;
; deserializer:U14|y1[8]                            ; Lost fanout                                                  ;
; deserializer:U14|x0[8]                            ; Lost fanout                                                  ;
; deserializer:U14|x1[8]                            ; Lost fanout                                                  ;
; deserializer:U14|z0[4..8]                         ; Lost fanout                                                  ;
; deserializer:U14|z1[4..8]                         ; Lost fanout                                                  ;
; ena_cnt[4,5]                                      ; Lost fanout                                                  ;
; turbosound:U10|ym2149:ssg0|cnt_div[3]             ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 420           ;                                                              ;
+---------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register            ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ; Stuck at GND              ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52], ;
;                                                  ; due to stuck port data_in ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50], ;
;                                                  ;                           ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48], ;
;                                                  ;                           ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46], ;
;                                                  ;                           ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45]  ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1900  ;
; Number of registers using Synchronous Clear  ; 359   ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 212   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1423  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; dac:U12|SigmaLatch_q[16]                       ; 1       ;
; dac:U13|SigmaLatch_q[16]                       ; 1       ;
; deserializer:U14|x0[0]                         ; 2       ;
; deserializer:U14|x1[0]                         ; 2       ;
; deserializer:U14|x0[1]                         ; 2       ;
; deserializer:U14|x1[1]                         ; 2       ;
; deserializer:U14|x0[2]                         ; 2       ;
; deserializer:U14|x1[2]                         ; 2       ;
; deserializer:U14|x0[3]                         ; 2       ;
; deserializer:U14|x1[3]                         ; 2       ;
; deserializer:U14|x0[4]                         ; 2       ;
; deserializer:U14|z0[0]                         ; 2       ;
; deserializer:U14|z1[0]                         ; 2       ;
; deserializer:U14|x1[4]                         ; 2       ;
; deserializer:U14|x1[5]                         ; 2       ;
; deserializer:U14|z1[1]                         ; 2       ;
; deserializer:U14|z0[1]                         ; 2       ;
; deserializer:U14|x0[5]                         ; 2       ;
; deserializer:U14|x1[6]                         ; 2       ;
; deserializer:U14|z1[2]                         ; 2       ;
; deserializer:U14|z0[2]                         ; 2       ;
; deserializer:U14|x0[6]                         ; 2       ;
; deserializer:U14|x1[7]                         ; 2       ;
; deserializer:U14|z1[3]                         ; 2       ;
; deserializer:U14|z0[3]                         ; 2       ;
; deserializer:U14|x0[7]                         ; 2       ;
; divmmc:U8|cnt[3]                               ; 13      ;
; zcontroller:U11|cnt[3]                         ; 14      ;
; zcontroller:U11|csn                            ; 2       ;
; divmmc:U8|cs                                   ; 2       ;
; divmmc:U8|cnt[2]                               ; 3       ;
; divmmc:U8|cnt[1]                               ; 4       ;
; zcontroller:U11|cnt[2]                         ; 3       ;
; zcontroller:U11|cnt[1]                         ; 4       ;
; deserializer:U14|keys[6][0]                    ; 2       ;
; deserializer:U14|keys[7][0]                    ; 2       ;
; deserializer:U14|keys[4][0]                    ; 2       ;
; deserializer:U14|keys[5][0]                    ; 2       ;
; deserializer:U14|keys[2][0]                    ; 2       ;
; deserializer:U14|keys[3][0]                    ; 2       ;
; deserializer:U14|keys[0][0]                    ; 3       ;
; deserializer:U14|keys[1][0]                    ; 2       ;
; deserializer:U14|keys[6][1]                    ; 2       ;
; deserializer:U14|keys[7][1]                    ; 2       ;
; deserializer:U14|keys[4][1]                    ; 2       ;
; deserializer:U14|keys[5][1]                    ; 2       ;
; deserializer:U14|keys[2][1]                    ; 2       ;
; deserializer:U14|keys[3][1]                    ; 2       ;
; deserializer:U14|keys[0][1]                    ; 2       ;
; deserializer:U14|keys[1][1]                    ; 2       ;
; deserializer:U14|keys[6][2]                    ; 2       ;
; deserializer:U14|keys[7][2]                    ; 2       ;
; deserializer:U14|keys[4][2]                    ; 2       ;
; deserializer:U14|keys[5][2]                    ; 2       ;
; deserializer:U14|keys[2][2]                    ; 2       ;
; deserializer:U14|keys[3][2]                    ; 2       ;
; deserializer:U14|keys[0][2]                    ; 2       ;
; deserializer:U14|keys[1][2]                    ; 2       ;
; deserializer:U14|keys[6][3]                    ; 2       ;
; deserializer:U14|keys[7][3]                    ; 2       ;
; deserializer:U14|keys[4][3]                    ; 2       ;
; deserializer:U14|keys[5][3]                    ; 2       ;
; deserializer:U14|keys[2][3]                    ; 2       ;
; deserializer:U14|keys[3][3]                    ; 2       ;
; deserializer:U14|keys[0][3]                    ; 2       ;
; deserializer:U14|keys[1][3]                    ; 2       ;
; deserializer:U14|keys[6][4]                    ; 2       ;
; deserializer:U14|keys[7][4]                    ; 2       ;
; deserializer:U14|keys[4][4]                    ; 2       ;
; deserializer:U14|keys[5][4]                    ; 2       ;
; deserializer:U14|keys[2][4]                    ; 2       ;
; deserializer:U14|keys[3][4]                    ; 2       ;
; deserializer:U14|keys[0][4]                    ; 2       ;
; deserializer:U14|keys[1][4]                    ; 2       ;
; port_7ffd_reg[4]                               ; 1       ;
; hdmi:U2|q_pipe[0][13]                          ; 6       ;
; deserializer:U14|receiver:inst_rx|rx_bit       ; 9       ;
; hdmi:U2|hdmidataencoder:dataenc|audioAvgCnt[0] ; 68      ;
; Total number of inverted registers = 78        ;         ;
+------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                          ;
+---------------------------------------------------+----------------------+------------+
; Register Name                                     ; Megafunction         ; Type       ;
+---------------------------------------------------+----------------------+------------+
; hdmi:U2|q_pipe[0..10][0..11,14,16,17,24,25,32,33] ; hdmi:U2|q_pipe_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------+----------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|b0[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|b1[0]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|counterX[3]                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |basic|hdmi:U2|encoder:enc0|dc_bias[3]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc2|ENCODED[8]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen5|count[2]              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_noise_gen:noise_gen1|count[0]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen4|count[2]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen1|count[5]              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_noise_gen:noise_gen0|count[1]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen0|count[2]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen3|count[3]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen2|count[0]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|soundrive:U9|O_COVOX_D[6]                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|y0[8]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|y1[6]                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |basic|zcontroller:U11|shift_out[1]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |basic|divmmc:U8|shift_out[6]                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|bchCode[2][3]                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|bchCode[3][1]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|samplesHead[0]               ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[13]             ;
; 3:1                ; 34 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioRAvg[11]                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioTimer[9]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|addr[3]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|addr[2]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_r[9]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_g[7]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_shift_reg[6]            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen5|cfinal[3]             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen4|cfinal[3]             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen1|cfinal[5]             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen0|cfinal[7]             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen3|cfinal[2]             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |basic|saa1099:U16|saa1099_tone_gen:freq_gen2|cfinal[1]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|vga_zx:U4|addr_reg[11]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|vga_zx:U4|addr_reg[9]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|sdram:U7|data[1]                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |basic|sdram:U7|address[0]                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioPacketHeader[5]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioPacketHeader[11]        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|ctsTimer[11]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc0|ENCODED[0]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc1|ENCODED[0]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc2|ENCODED[4]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[15][6]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[14][3]                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[13][2]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[12][3]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[11][6]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[10][0]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[9][4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[8][4]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[7][1]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[6][3]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[5][2]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[4][2]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[3][0]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[2][5]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[1][0]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|ymreg[0][7]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[15][5]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[14][5]                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[13][3]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[12][3]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[11][2]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[10][2]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[9][0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[8][3]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[7][0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[6][2]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[5][2]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[4][0]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[3][0]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[2][5]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[1][0]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|ymreg[0][1]                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|saa1099:U16|ctrl[1]                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|dataChannel1[3]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|dataChannel2[1]              ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_noise_gen:noise_gen0|lfsr[2]             ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_noise_gen:noise_gen1|lfsr[10]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_count[7]                ;
; 4:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46]             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30]             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_b[9]                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_b[4]                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc0|ENCODED[5]                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc1|ENCODED[5]                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc2|ENCODED[3]                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_bit_count[3]            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1|envshape[2]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0|envshape[0]   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg0|env_vol[0]                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |basic|turbosound:U10|ym2149:ssg1|env_vol[2]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_count[3]                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_count[1]                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1|envcounter[5] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0|envcounter[1] ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[3][48]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[3][55]        ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[3][8]         ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[2][28]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[2][55]        ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[2][45]        ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[1][49]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[1][55]        ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[1][34]        ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[0][2]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[0][55]        ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[0][42]        ;
; 34:1               ; 2 bits    ; 44 LEs        ; 6 LEs                ; 38 LEs                 ; Yes        ; |basic|sdram:U7|sdr_a[11]                                           ;
; 34:1               ; 9 bits    ; 198 LEs       ; 18 LEs               ; 180 LEs                ; Yes        ; |basic|sdram:U7|sdr_a[8]                                            ;
; 34:1               ; 2 bits    ; 44 LEs        ; 2 LEs                ; 42 LEs                 ; Yes        ; |basic|sdram:U7|sdr_ba[0]                                           ;
; 35:1               ; 5 bits    ; 115 LEs       ; 25 LEs               ; 90 LEs                 ; Yes        ; |basic|sdram:U7|state[0]                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |basic|hdmi:U2|ctl1                                                 ;
; 15:1               ; 11 bits   ; 110 LEs       ; 11 LEs               ; 99 LEs                 ; Yes        ; |basic|hdmi:U2|clockCounter[2]                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|x0[8]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|x1[7]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|z0[5]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|z1[3]                                       ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; Yes        ; |basic|sdram:U7|sdr_dq[7]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|turbosound:U10|ym2149:ssg0|A[4]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|turbosound:U10|ym2149:ssg1|A[1]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|turbosound:U10|ym2149:ssg0|B[3]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer5|out_l[1]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer2|out_r[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|turbosound:U10|ym2149:ssg1|B[0]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|turbosound:U10|ym2149:ssg0|C[2]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|turbosound:U10|ym2149:ssg1|C[0]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc0|Add14                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc1|Add14                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc2|Add14                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc0|Add14                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc1|Add14                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc2|Add14                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; No         ; |basic|Mux19                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |basic|vga_zx:U4|O_BLUE[0]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |basic|vga_zx:U4|O_BLUE[1]                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |basic|selector[3]                                                  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |basic|hdmi:U2|state                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |basic|hdmi:U2|state                                                ;
; 51:1               ; 2 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; No         ; |basic|Mux6                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------------+
; Assignment              ; Value       ; From ; To                                       ;
+-------------------------+-------------+------+------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                      ;
+-------------------------+-------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n8j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                   ;
+-----------------------------+---------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                    ;
+-----------------------------+---------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_l6m:auto_generated|altsyncram_fd81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:U1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------+
; Parameter Name                ; Value             ; Type                        ;
+-------------------------------+-------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                     ;
; LOCK_LOW                      ; 1                 ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                     ;
; SKIP_VCO                      ; OFF               ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                     ;
; BANDWIDTH                     ; 0                 ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer              ;
; CLK3_MULTIPLY_BY              ; 42                ; Signed Integer              ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 63                ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 63                ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 25                ; Signed Integer              ;
; CLK3_DIVIDE_BY                ; 25                ; Signed Integer              ;
; CLK2_DIVIDE_BY                ; 25                ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 25                ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 125               ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; VCO_MIN                       ; 0                 ; Untyped                     ;
; VCO_MAX                       ; 0                 ; Untyped                     ;
; VCO_CENTER                    ; 0                 ; Untyped                     ;
; PFD_MIN                       ; 0                 ; Untyped                     ;
; PFD_MAX                       ; 0                 ; Untyped                     ;
; M_INITIAL                     ; 0                 ; Untyped                     ;
; M                             ; 0                 ; Untyped                     ;
; N                             ; 1                 ; Untyped                     ;
; M2                            ; 1                 ; Untyped                     ;
; N2                            ; 1                 ; Untyped                     ;
; SS                            ; 1                 ; Untyped                     ;
; C0_HIGH                       ; 0                 ; Untyped                     ;
; C1_HIGH                       ; 0                 ; Untyped                     ;
; C2_HIGH                       ; 0                 ; Untyped                     ;
; C3_HIGH                       ; 0                 ; Untyped                     ;
; C4_HIGH                       ; 0                 ; Untyped                     ;
; C5_HIGH                       ; 0                 ; Untyped                     ;
; C6_HIGH                       ; 0                 ; Untyped                     ;
; C7_HIGH                       ; 0                 ; Untyped                     ;
; C8_HIGH                       ; 0                 ; Untyped                     ;
; C9_HIGH                       ; 0                 ; Untyped                     ;
; C0_LOW                        ; 0                 ; Untyped                     ;
; C1_LOW                        ; 0                 ; Untyped                     ;
; C2_LOW                        ; 0                 ; Untyped                     ;
; C3_LOW                        ; 0                 ; Untyped                     ;
; C4_LOW                        ; 0                 ; Untyped                     ;
; C5_LOW                        ; 0                 ; Untyped                     ;
; C6_LOW                        ; 0                 ; Untyped                     ;
; C7_LOW                        ; 0                 ; Untyped                     ;
; C8_LOW                        ; 0                 ; Untyped                     ;
; C9_LOW                        ; 0                 ; Untyped                     ;
; C0_INITIAL                    ; 0                 ; Untyped                     ;
; C1_INITIAL                    ; 0                 ; Untyped                     ;
; C2_INITIAL                    ; 0                 ; Untyped                     ;
; C3_INITIAL                    ; 0                 ; Untyped                     ;
; C4_INITIAL                    ; 0                 ; Untyped                     ;
; C5_INITIAL                    ; 0                 ; Untyped                     ;
; C6_INITIAL                    ; 0                 ; Untyped                     ;
; C7_INITIAL                    ; 0                 ; Untyped                     ;
; C8_INITIAL                    ; 0                 ; Untyped                     ;
; C9_INITIAL                    ; 0                 ; Untyped                     ;
; C0_MODE                       ; BYPASS            ; Untyped                     ;
; C1_MODE                       ; BYPASS            ; Untyped                     ;
; C2_MODE                       ; BYPASS            ; Untyped                     ;
; C3_MODE                       ; BYPASS            ; Untyped                     ;
; C4_MODE                       ; BYPASS            ; Untyped                     ;
; C5_MODE                       ; BYPASS            ; Untyped                     ;
; C6_MODE                       ; BYPASS            ; Untyped                     ;
; C7_MODE                       ; BYPASS            ; Untyped                     ;
; C8_MODE                       ; BYPASS            ; Untyped                     ;
; C9_MODE                       ; BYPASS            ; Untyped                     ;
; C0_PH                         ; 0                 ; Untyped                     ;
; C1_PH                         ; 0                 ; Untyped                     ;
; C2_PH                         ; 0                 ; Untyped                     ;
; C3_PH                         ; 0                 ; Untyped                     ;
; C4_PH                         ; 0                 ; Untyped                     ;
; C5_PH                         ; 0                 ; Untyped                     ;
; C6_PH                         ; 0                 ; Untyped                     ;
; C7_PH                         ; 0                 ; Untyped                     ;
; C8_PH                         ; 0                 ; Untyped                     ;
; C9_PH                         ; 0                 ; Untyped                     ;
; L0_HIGH                       ; 1                 ; Untyped                     ;
; L1_HIGH                       ; 1                 ; Untyped                     ;
; G0_HIGH                       ; 1                 ; Untyped                     ;
; G1_HIGH                       ; 1                 ; Untyped                     ;
; G2_HIGH                       ; 1                 ; Untyped                     ;
; G3_HIGH                       ; 1                 ; Untyped                     ;
; E0_HIGH                       ; 1                 ; Untyped                     ;
; E1_HIGH                       ; 1                 ; Untyped                     ;
; E2_HIGH                       ; 1                 ; Untyped                     ;
; E3_HIGH                       ; 1                 ; Untyped                     ;
; L0_LOW                        ; 1                 ; Untyped                     ;
; L1_LOW                        ; 1                 ; Untyped                     ;
; G0_LOW                        ; 1                 ; Untyped                     ;
; G1_LOW                        ; 1                 ; Untyped                     ;
; G2_LOW                        ; 1                 ; Untyped                     ;
; G3_LOW                        ; 1                 ; Untyped                     ;
; E0_LOW                        ; 1                 ; Untyped                     ;
; E1_LOW                        ; 1                 ; Untyped                     ;
; E2_LOW                        ; 1                 ; Untyped                     ;
; E3_LOW                        ; 1                 ; Untyped                     ;
; L0_INITIAL                    ; 1                 ; Untyped                     ;
; L1_INITIAL                    ; 1                 ; Untyped                     ;
; G0_INITIAL                    ; 1                 ; Untyped                     ;
; G1_INITIAL                    ; 1                 ; Untyped                     ;
; G2_INITIAL                    ; 1                 ; Untyped                     ;
; G3_INITIAL                    ; 1                 ; Untyped                     ;
; E0_INITIAL                    ; 1                 ; Untyped                     ;
; E1_INITIAL                    ; 1                 ; Untyped                     ;
; E2_INITIAL                    ; 1                 ; Untyped                     ;
; E3_INITIAL                    ; 1                 ; Untyped                     ;
; L0_MODE                       ; BYPASS            ; Untyped                     ;
; L1_MODE                       ; BYPASS            ; Untyped                     ;
; G0_MODE                       ; BYPASS            ; Untyped                     ;
; G1_MODE                       ; BYPASS            ; Untyped                     ;
; G2_MODE                       ; BYPASS            ; Untyped                     ;
; G3_MODE                       ; BYPASS            ; Untyped                     ;
; E0_MODE                       ; BYPASS            ; Untyped                     ;
; E1_MODE                       ; BYPASS            ; Untyped                     ;
; E2_MODE                       ; BYPASS            ; Untyped                     ;
; E3_MODE                       ; BYPASS            ; Untyped                     ;
; L0_PH                         ; 0                 ; Untyped                     ;
; L1_PH                         ; 0                 ; Untyped                     ;
; G0_PH                         ; 0                 ; Untyped                     ;
; G1_PH                         ; 0                 ; Untyped                     ;
; G2_PH                         ; 0                 ; Untyped                     ;
; G3_PH                         ; 0                 ; Untyped                     ;
; E0_PH                         ; 0                 ; Untyped                     ;
; E1_PH                         ; 0                 ; Untyped                     ;
; E2_PH                         ; 0                 ; Untyped                     ;
; E3_PH                         ; 0                 ; Untyped                     ;
; M_PH                          ; 0                 ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                     ;
; CBXI_PARAMETER                ; altpll_he63       ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE              ;
+-------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:U2 ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; freq           ; 25200000 ; Signed Integer           ;
; fs             ; 48000    ; Signed Integer           ;
; cts            ; 25200    ; Signed Integer           ;
; n              ; 6144     ; Signed Integer           ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:U2|hdmidataencoder:dataenc ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; FREQ           ; 25200000 ; Signed Integer                                   ;
; FS             ; 48000    ; Signed Integer                                   ;
; CTS            ; 25200    ; Signed Integer                                   ;
; N              ; 6144     ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                        ;
; WIDTH                  ; 8            ; Signed Integer                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                               ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                               ;
; extend_oe_disable      ; OFF          ; Untyped                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                               ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                               ;
; CBXI_PARAMETER         ; ddio_out_n8j ; Untyped                                                               ;
+------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vram:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Signed Integer           ;
; WIDTHAD_B                          ; 14                   ; Signed Integer           ;
; NUMWORDS_B                         ; 16384                ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_qjd2      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:U6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 24576                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ../../rom/24.hex     ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_76a1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:U12 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; msbi_g         ; 15    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:U13 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; msbi_g         ; 15    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deserializer:U14 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; divisor        ; 434   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deserializer:U14|receiver:inst_rx ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; divisor        ; 434   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi:U2|altshift_taps:q_pipe_rtl_0 ;
+----------------+----------------+---------------------------------------------------+
; Parameter Name ; Value          ; Type                                              ;
+----------------+----------------+---------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                           ;
; TAP_DISTANCE   ; 11             ; Untyped                                           ;
; WIDTH          ; 19             ; Untyped                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                           ;
; CBXI_PARAMETER ; shift_taps_l6m ; Untyped                                           ;
+----------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                ;
; LPM_WIDTHD             ; 11             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                ;
; LPM_WIDTHD             ; 11             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; altpll0:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 2                                       ;
; Entity Instance                           ; vram:U5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                         ;
;     -- WIDTH_A                            ; 8                                       ;
;     -- NUMWORDS_A                         ; 16384                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 8                                       ;
;     -- NUMWORDS_B                         ; 16384                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
; Entity Instance                           ; rom:U6|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 8                                       ;
;     -- NUMWORDS_A                         ; 24576                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 1                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance             ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; hdmi:U2|altshift_taps:q_pipe_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                  ;
;     -- TAP_DISTANCE        ; 11                                 ;
;     -- WIDTH               ; 19                                 ;
+----------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer4"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; env     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; env[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer3"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; env     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; env[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer1"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; env     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; env[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "saa1099:U16|sa1099_mixer_and_amplitude:mixer0"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; env     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; env[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "saa1099:U16|saa1099_tone_gen:freq_gen5" ;
+----------+--------+----------+-------------------------------------+
; Port     ; Type   ; Severity ; Details                             ;
+----------+--------+----------+-------------------------------------+
; pulseout ; Output ; Info     ; Explicitly unconnected              ;
+----------+--------+----------+-------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "saa1099:U16|saa1099_tone_gen:freq_gen2" ;
+----------+--------+----------+-------------------------------------+
; Port     ; Type   ; Severity ; Details                             ;
+----------+--------+----------+-------------------------------------+
; pulseout ; Output ; Info     ; Explicitly unconnected              ;
+----------+--------+----------+-------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "saa1099:U16" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; ce   ; Input ; Info     ; Stuck at VCC  ;
; cs_n ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "deserializer:U14"                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mouse0_z[7..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_mouse0_buttons[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_mouse1_z[7..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_mouse1_buttons[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key0                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key1                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key2                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key3                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key4                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key5                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key6                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_keyboard_joykeys     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_keyboard_ctlkeys     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "dac:U13"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; i_data[4..0] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "dac:U12"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; i_data[4..0] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "zcontroller:U11" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; i_sdprot ; Input ; Info     ; Stuck at GND  ;
+----------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "turbosound:U10|ym2149:ssg1"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ACTIVE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SEL    ; Input  ; Info     ; Stuck at GND                                                                        ;
; MODE   ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "turbosound:U10|ym2149:ssg0"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ACTIVE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SEL    ; Input  ; Info     ; Stuck at GND                                                                        ;
; MODE   ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "soundrive:U9" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; i_cs ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divmmc:U8"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_e3reg[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:U7"                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; i_addr[24..21] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_idle         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vram:U5"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_zx:U4"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_clken ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_paper ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync:U3"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; i_en  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hdmi:U2"                   ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; i_audio_pcm_l[4..0] ; Input ; Info     ; Stuck at GND ;
; i_audio_pcm_r[4..0] ; Input ; Info     ; Stuck at GND ;
+---------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:U1"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr 08 02:06:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divgmx -c divgmx
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 7 design units, including 7 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv
    Info (12023): Found entity 1: saa1099
    Info (12023): Found entity 2: saa1099_tone_gen
    Info (12023): Found entity 3: saa1099_noise_gen
    Info (12023): Found entity 4: sa1099_mixer_and_amplitude
    Info (12023): Found entity 5: saa1099_envelope_gen
    Info (12023): Found entity 6: saa1099_mul4x4
    Info (12023): Found entity 7: saa1099_output_mixer
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c-rtc_arch
    Info (12023): Found entity 1: i2c
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hid/receiver.vhd
    Info (12022): Found design unit 1: receiver-rtl
    Info (12023): Found entity 1: receiver
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hid/deserializer.vhd
    Info (12022): Found design unit 1: deserializer-rtl
    Info (12023): Found entity 1: deserializer
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/dac/dac.vhd
    Info (12022): Found design unit 1: dac-rtl
    Info (12023): Found entity 1: dac
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/zc/zcontroller.vhd
    Info (12022): Found design unit 1: zcontroller-rtl
    Info (12023): Found entity 1: zcontroller
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/soundrive/soundrive.vhd
    Info (12022): Found design unit 1: soundrive-soundrive_unit
    Info (12023): Found entity 1: soundrive
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/divmmc/divmmc.vhd
    Info (12022): Found design unit 1: divmmc-rtl
    Info (12023): Found entity 1: divmmc
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/pll/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/video/vga_zx.vhd
    Info (12022): Found design unit 1: vga_zx-rtl
    Info (12023): Found entity 1: vga_zx
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/video/sync.vhd
    Info (12022): Found design unit 1: sync-rtl
    Info (12023): Found entity 1: sync
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/basic.vhd
    Info (12022): Found design unit 1: basic-rtl
    Info (12023): Found entity 1: basic
Info (12021): Found 1 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v
    Info (12023): Found entity 1: hdmidataencoder
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/hdmi.vhd
    Info (12022): Found design unit 1: hdmi-rtl
    Info (12023): Found entity 1: hdmi
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl
    Info (12023): Found entity 1: encoder
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd
    Info (12022): Found design unit 1: altddio_out1-SYN
    Info (12023): Found entity 1: altddio_out1
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/video/vram.vhd
    Info (12022): Found design unit 1: vram-SYN
    Info (12023): Found entity 1: vram
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/ram/rom.vhd
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: rom
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sdram/sdram.vhd
    Info (12022): Found design unit 1: sdram-rtl
    Info (12023): Found entity 1: sdram
Info (12021): Found 1 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/ym2149.sv
    Info (12023): Found entity 1: ym2149
Info (12021): Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/turbosound.vhd
    Info (12022): Found design unit 1: turbosound-rtl
    Info (12023): Found entity 1: turbosound
Info (12127): Elaborating entity "basic" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at basic.vhd(618): signal "a_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at basic.vhd(622): signal "reg_d_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at basic.vhd(615): inferring latch(es) for signal or variable "rom_a13", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(615): inferring latch(es) for signal or variable "rom_a14", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rom_a14" at basic.vhd(615)
Info (10041): Inferred latch for "rom_a13" at basic.vhd(615)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:U1"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:U1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:U1|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:U1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "63"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "63"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "42"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "25"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_he63.tdf
    Info (12023): Found entity 1: altpll_he63
Info (12128): Elaborating entity "altpll_he63" for hierarchy "altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated"
Info (12128): Elaborating entity "hdmi" for hierarchy "hdmi:U2"
Info (12128): Elaborating entity "hdmidataencoder" for hierarchy "hdmi:U2|hdmidataencoder:dataenc"
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(210): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(225): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(198): truncated value with size 26 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(199): truncated value with size 26 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(200): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(229): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(103): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(264): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(166): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(279): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(283): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "encoder" for hierarchy "hdmi:U2|encoder:enc0"
Info (12128): Elaborating entity "altddio_out1" for hierarchy "hdmi:U2|altddio_out1:ddio_inst"
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_n8j.tdf
    Info (12023): Found entity 1: ddio_out_n8j
Info (12128): Elaborating entity "ddio_out_n8j" for hierarchy "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n8j:auto_generated"
Info (12128): Elaborating entity "sync" for hierarchy "sync:U3"
Info (12128): Elaborating entity "vga_zx" for hierarchy "vga_zx:U4"
Info (12128): Elaborating entity "vram" for hierarchy "vram:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vram:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vram:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vram:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qjd2.tdf
    Info (12023): Found entity 1: altsyncram_qjd2
Info (12128): Elaborating entity "altsyncram_qjd2" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ara.tdf
    Info (12023): Found entity 1: decode_ara
Info (12128): Elaborating entity "decode_ara" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|decode_ara:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info (12023): Found entity 1: decode_37a
Info (12128): Elaborating entity "decode_37a" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|decode_37a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf
    Info (12023): Found entity 1: mux_qlb
Info (12128): Elaborating entity "mux_qlb" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|mux_qlb:mux4"
Info (12128): Elaborating entity "rom" for hierarchy "rom:U6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:U6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom:U6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom:U6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../rom/24.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "24576"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_76a1.tdf
    Info (12023): Found entity 1: altsyncram_76a1
Info (12128): Elaborating entity "altsyncram_76a1" for hierarchy "rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_57a.tdf
    Info (12023): Found entity 1: decode_57a
Info (12128): Elaborating entity "decode_57a" for hierarchy "rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated|decode_57a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_slb.tdf
    Info (12023): Found entity 1: mux_slb
Info (12128): Elaborating entity "mux_slb" for hierarchy "rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated|mux_slb:mux2"
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:U7"
Info (12128): Elaborating entity "divmmc" for hierarchy "divmmc:U8"
Info (12128): Elaborating entity "soundrive" for hierarchy "soundrive:U9"
Info (12128): Elaborating entity "turbosound" for hierarchy "turbosound:U10"
Info (12128): Elaborating entity "ym2149" for hierarchy "turbosound:U10|ym2149:ssg0"
Info (12128): Elaborating entity "zcontroller" for hierarchy "zcontroller:U11"
Info (12128): Elaborating entity "dac" for hierarchy "dac:U12"
Info (12128): Elaborating entity "deserializer" for hierarchy "deserializer:U14"
Info (12128): Elaborating entity "receiver" for hierarchy "deserializer:U14|receiver:inst_rx"
Info (12128): Elaborating entity "saa1099" for hierarchy "saa1099:U16"
Info (12128): Elaborating entity "saa1099_tone_gen" for hierarchy "saa1099:U16|saa1099_tone_gen:freq_gen0"
Info (12128): Elaborating entity "saa1099_noise_gen" for hierarchy "saa1099:U16|saa1099_noise_gen:noise_gen0"
Info (12128): Elaborating entity "sa1099_mixer_and_amplitude" for hierarchy "saa1099:U16|sa1099_mixer_and_amplitude:mixer0"
Info (12128): Elaborating entity "saa1099_envelope_gen" for hierarchy "saa1099:U16|saa1099_envelope_gen:envelope_gen0"
Info (12128): Elaborating entity "saa1099_mul4x4" for hierarchy "saa1099:U16|saa1099_envelope_gen:envelope_gen0|saa1099_mul4x4:modulate_left"
Info (12128): Elaborating entity "saa1099_output_mixer" for hierarchy "saa1099:U16|saa1099_output_mixer:outmix_left"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "hdmi:U2|q_pipe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 11
        Info (286033): Parameter WIDTH set to 19
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hdmi:U2|hdmidataencoder:dataenc|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hdmi:U2|hdmidataencoder:dataenc|Div1"
Info (12130): Elaborated megafunction instantiation "hdmi:U2|altshift_taps:q_pipe_rtl_0"
Info (12133): Instantiated megafunction "hdmi:U2|altshift_taps:q_pipe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "11"
    Info (12134): Parameter "WIDTH" = "19"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_l6m.tdf
    Info (12023): Found entity 1: shift_taps_l6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fd81.tdf
    Info (12023): Found entity 1: altsyncram_fd81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5of.tdf
    Info (12023): Found entity 1: cntr_5of
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12130): Elaborated megafunction instantiation "hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0"
Info (12133): Instantiated megafunction "hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf
    Info (12023): Found entity 1: lpm_divide_8jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch rom_a13 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a_i[13]
Warning (13012): Latch rom_a14 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a_i[13]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "NCSO" is stuck at VCC
    Warning (13410): Pin "BUF_DIR[0]" is stuck at GND
    Warning (13410): Pin "BUS_NINT" is stuck at VCC
    Warning (13410): Pin "BUS_NWAIT" is stuck at VCC
    Warning (13410): Pin "BUS_NBUSRQ" is stuck at VCC
    Warning (13410): Pin "BUS_NROMOE" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5648 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 38 bidirectional pins
    Info (21061): Implemented 5495 logic cells
    Info (21064): Implemented 59 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 564 megabytes
    Info: Processing ended: Sat Apr 08 02:06:48 2017
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:35


