| units: 0.5 tech: gf180mcuD format: MIT
x a_67902_n82# a_70950_n314# a_76034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75978 y=946 pfet_03v3
x a_6822_n13946# a_12732_n13054# a_12918_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12862 y=-13053 pfet_03v3
x a_98110_n80# VDDD a_99002_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=98946 y=620 pfet_03v3
x a_n21368_n3162# a_n22658_n4422# a_n18190_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-18245 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_0.Q a_n27210_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-25477 y=-4421 nfet_03v3
x Set VSSD a_4790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=5906 y=-4421 nfet_03v3
x a_105342_n4422# a_106818_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=108742 y=-4421 nfet_03v3
x a_4722_n3300# a_10632_n3162# a_10818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=10762 y=-4421 nfet_03v3
x a_78134_n18422# SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=79818 y=-18421 nfet_03v3
x Reset a_n23422_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-22861 y=-313 nfet_03v3
x a_133966_n314# a_134950_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=135510 y=-313 nfet_03v3
x a_n27278_n4054# a_n21368_n3162# a_n21182_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21237 y=-3161 pfet_03v3
x a_102002_n18190# a_112898_n18422# a_110134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=114630 y=-18421 nfet_03v3
x a_96736_n13096# a_102822_n13946# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=115518 y=-14081 nfet_03v3
x a_107442_n14314# a_108918_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=110842 y=-14313 nfet_03v3
x a_6822_n13946# a_6822_n13192# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18698 y=-13381 pfet_03v3
x a_41342_n4422# a_42818_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=44742 y=-4421 nfet_03v3
x a_6822_n18190# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_8066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8010 y=-17161 pfet_03v3
x a_38822_n13192# a_44732_n13054# D_C_2 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49454 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81546 y=618 pfet_03v3
x a_132722_n4054# a_132722_n3300# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=144598 y=-3489 pfet_03v3
x a_131002_n80# VDDD a_146854_1076# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=146634 y=1076 pfet_03v3
x a_102002_n18190# VSSD a_102822_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=102766 y=-18189 nfet_03v3
x Set a_139442_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=144470 y=-14313 nfet_03v3
x a_64736_n13096# a_70822_n13946# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=83518 y=-14081 nfet_03v3
x a_70002_n18190# a_80898_n18422# a_78134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=82630 y=-18421 nfet_03v3
x a_102822_n18190# a_105050_n18422# a_110134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=110078 y=-18421 nfet_03v3
x a_34110_n80# a_50854_1076# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=52062 y=1042 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=13102 y=-313 nfet_03v3
x Set a_144898_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=145458 y=-18421 nfet_03v3
x a_6704_n13054# VSSD SAR_Asynchronous_Logic_4/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=9646 y=-14313 nfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD a_46798_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=46742 y=-313 nfet_03v3
x a_68722_n4054# a_68722_n3300# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80598 y=-3489 pfet_03v3
x Reset a_41702_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42262 y=-13053 pfet_03v3
x clks a_132722_n4054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=145418 y=-3489 pfet_03v3
x a_70002_n18190# VSSD a_70822_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=70766 y=-18189 nfet_03v3
x a_66110_n80# VSSD a_67002_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=66946 y=-79 nfet_03v3
x a_96736_n13096# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_98012_n13060# VSSD s=38064,868 d=38064,868 l=56 w=312 x=99302 y=-14217 nfet_03v3
x a_36722_n4054# a_36722_n3300# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48598 y=-3489 pfet_03v3
x a_68722_n4054# a_74632_n3162# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=79354 y=-4421 nfet_03v3
x Reset VDDD a_111258_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=111202 y=-17161 pfet_03v3
x clks a_68722_n4054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81418 y=-3489 pfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD a_144898_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=144842 y=-17161 pfet_03v3
x a_129966_n18540# VSSD Bit_4 VSSD s=38064,868 d=38064,868 l=220 w=312 x=129966 y=-18479 nfet_03v3
x Reset a_10818_n4422# a_12182_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12126 y=-3161 pfet_03v3
x clks a_36722_n4054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49418 y=-3489 pfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_1.Q SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=69818 y=-13381 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-18897 y=-313 nfet_03v3
x a_97966_n18540# VSSD Bit_3 VSSD s=38064,868 d=38064,868 l=220 w=312 x=97966 y=-18479 nfet_03v3
x a_76732_n13054# VSSD a_75442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=79854 y=-14313 nfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_1.Q SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=5818 y=-14081 nfet_03v3
x a_99902_n82# a_102950_n314# a_108034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=107978 y=946 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_0.Q a_4790_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=6522 y=-4421 nfet_03v3
x a_102822_n13946# a_102822_n13192# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=114698 y=-14081 nfet_03v3
x a_38822_n13946# a_38704_n13054# a_43442_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=43386 y=-13053 pfet_03v3
x a_n25050_n314# VSSD a_n23422_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23477 y=-313 nfet_03v3
x Set VSSD a_n27210_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-26093 y=-4421 nfet_03v3
x a_136066_n18422# a_137050_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=137610 y=-18421 nfet_03v3
x Set VSSD a_134890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=136006 y=-14313 nfet_03v3
x a_67002_n80# VSSD a_67902_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=67846 y=-81 nfet_03v3
x a_70822_n13946# a_70822_n13192# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=82698 y=-14081 nfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=113546 y=618 pfet_03v3
x a_134822_n18190# a_144898_n18422# a_142134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=146630 y=-17161 pfet_03v3
x clks VSSD a_38002_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=37946 y=-18189 nfet_03v3
x a_139442_n14314# a_142282_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=142842 y=-13053 pfet_03v3
x a_128736_n13850# SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_129966_n18540# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=131302 y=-17199 pfet_03v3
x a_99902_n82# VDDD a_100722_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=100666 y=618 pfet_03v3
x a_36722_n82# a_40578_n314# a_37966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=42502 y=-313 nfet_03v3
x Set a_46798_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=47358 y=-313 nfet_03v3
x a_4722_n4054# a_4604_n3162# a_4790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=4734 y=-4421 nfet_03v3
x a_147052_n4460# Bit_5 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=149234 y=-4479 nfet_03v3
x a_100722_n82# a_102950_n314# a_108034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=107978 y=-313 nfet_03v3
x a_98012_n13060# Bit_3 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=98012 y=-12923 pfet_03v3
x Set a_132790_n4422# a_133962_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=133906 y=-3161 pfet_03v3
x a_134002_n18190# a_137050_n18422# a_142134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=142078 y=-17161 pfet_03v3
x a_8066_n18422# a_9050_n17162# a_9050_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9610 y=-17161 pfet_03v3
x CK_7 VDDD a_98110_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=98054 y=620 pfet_03v3
x a_99002_n80# VDDD a_99902_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=99846 y=618 pfet_03v3
x Set a_6890_n14314# a_8062_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8006 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VDDD a_14798_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14742 y=946 pfet_03v3
x clks a_n27278_n4054# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14581 y=-4189 nfet_03v3
x a_83052_n4460# Bit_7 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=85234 y=-4479 nfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_0.Q SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=67718 y=-4189 nfet_03v3
x Set VSSD a_137050_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=136994 y=-18421 nfet_03v3
x clks VDDD a_102002_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=101946 y=-17489 pfet_03v3
x Set a_46798_946# a_46798_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47358 y=946 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=15202 y=-18421 nfet_03v3
x Set VDDD a_n25050_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-25105 y=946 pfet_03v3
x a_4722_n82# a_14798_n314# a_12034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16530 y=946 pfet_03v3
x a_6950_n314# VSSD a_8578_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8522 y=-313 nfet_03v3
x a_n27278_n4054# a_n27278_n3300# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15401 y=-4189 nfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VSSD a_48898_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=48842 y=-18421 nfet_03v3
x a_n29890_n80# Bit_10 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=-9383 y=-217 nfet_03v3
x Set a_36790_n4422# a_37962_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=37906 y=-3161 pfet_03v3
x a_100604_n3162# VSSD SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=103546 y=-4421 nfet_03v3
x a_41050_n18422# VSSD a_42678_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=42622 y=-18421 nfet_03v3
x a_3002_n80# Bit_9 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=22616 y=1042 pfet_03v3
x a_134950_n314# VSSD a_136578_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=136522 y=-313 nfet_03v3
x a_n26034_n314# a_n25050_946# a_n25050_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24489 y=946 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=141102 y=-313 nfet_03v3
x a_32736_n13850# a_32736_n13096# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=52418 y=-13379 pfet_03v3
x a_4604_n3162# SAR_Asynchronous_Logic_3/D_reset_FF_0.Q a_7602_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7546 y=-3161 pfet_03v3
x Set VDDD a_9050_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8994 y=-17161 pfet_03v3
x a_4722_n82# D_C_10 a_5966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5910 y=946 pfet_03v3
x CK_8 VSSD a_66110_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=66054 y=-79 nfet_03v3
x Reset a_108918_n14314# a_110282_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=110226 y=-13053 pfet_03v3
x a_100722_n4054# a_100604_n3162# a_105342_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=105286 y=-3161 pfet_03v3
x a_n28998_n80# VDDD a_n13146_1076# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-13365 y=1076 pfet_03v3
x a_36722_n4054# a_36604_n3162# a_41342_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41286 y=-3161 pfet_03v3
x a_32736_n13096# SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_33966_n18540# VSSD s=38064,868 d=38064,868 l=56 w=312 x=35302 y=-18459 nfet_03v3
x a_43442_n14314# a_44918_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=46842 y=-14313 nfet_03v3
x a_132722_n3300# a_138632_n3162# a_138818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=138762 y=-4421 nfet_03v3
x a_68722_n82# a_70950_n314# a_76034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=75978 y=-313 nfet_03v3
x a_102822_n13946# a_108732_n13054# D_C_4 VSSD s=38064,868 d=38064,868 l=56 w=312 x=113454 y=-14313 nfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_0.Q a_133962_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=134522 y=-3161 pfet_03v3
x Reset a_106678_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=107238 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_38890_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=40622 y=-14313 nfet_03v3
x a_138632_n3162# VSSD a_137342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=141754 y=-4421 nfet_03v3
x a_70950_n314# VDDD a_72578_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72522 y=946 pfet_03v3
x a_38002_n18190# VSSD a_38822_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=38766 y=-18189 nfet_03v3
x a_35002_n80# a_50854_1076# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=52062 y=-217 nfet_03v3
x a_68722_n3300# a_74632_n3162# a_74818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=74762 y=-4421 nfet_03v3
x a_n22658_n4422# a_n19818_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-19257 y=-3161 pfet_03v3
x a_106632_n3162# VSSD a_105342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=109754 y=-4421 nfet_03v3
x a_38822_n18190# a_41050_n18422# a_46134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=46078 y=-18421 nfet_03v3
x CK_2 a_32736_n13850# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=53310 y=-14079 nfet_03v3
x Reset a_8578_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=9138 y=-313 nfet_03v3
x a_35902_n82# a_46798_n314# a_44034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=48530 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_0.Q a_69962_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=70522 y=-3161 pfet_03v3
x a_70822_n13946# a_76732_n13054# D_C_3 VSSD s=38064,868 d=38064,868 l=56 w=312 x=81454 y=-14313 nfet_03v3
x Reset a_74678_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=75238 y=-18421 nfet_03v3
x a_96736_n13096# a_102822_n13946# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=115518 y=-13381 pfet_03v3
x Reset VDDD a_13158_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13102 y=946 pfet_03v3
x a_32736_n13850# SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_34012_n13060# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=35302 y=-12957 pfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_0.Q a_37962_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=38522 y=-3161 pfet_03v3
x a_42632_n3162# VSSD a_41342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=45754 y=-4421 nfet_03v3
x a_105050_n18422# VDDD a_106678_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=106622 y=-17161 pfet_03v3
x a_n26034_n314# a_n25050_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24489 y=-313 nfet_03v3
x Reset a_136578_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=137138 y=-313 nfet_03v3
x Reset SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=104162 y=-4421 nfet_03v3
x Reset VDDD a_47258_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47202 y=-17161 pfet_03v3
x a_102822_n13192# a_102704_n13054# a_102890_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=102834 y=-13053 pfet_03v3
x a_132722_n3300# a_132604_n3162# a_132790_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=132734 y=-3161 pfet_03v3
x a_6002_n18190# a_10678_n18422# a_8066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12602 y=-17161 pfet_03v3
x a_n29890_n80# VSSD a_n12948_n4460# VSSD s=38064,868 d=38064,868 l=220 w=312 x=-13167 y=-4459 nfet_03v3
x a_102002_n18190# VDDD a_102822_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=102766 y=-17489 pfet_03v3
x a_64736_n13096# a_70822_n13946# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=83518 y=-13381 pfet_03v3
x a_67902_n82# a_72578_n314# a_69966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74502 y=946 pfet_03v3
x Reset a_7602_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8162 y=-3161 pfet_03v3
x Reset SAR_Asynchronous_Logic_1/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=40162 y=-4421 nfet_03v3
x a_73050_n18422# VDDD a_74678_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74622 y=-17161 pfet_03v3
x a_70822_n13192# a_70704_n13054# a_70890_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=70834 y=-13053 pfet_03v3
x a_12034_n314# a_13158_946# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13718 y=946 pfet_03v3
x a_70002_n18190# VDDD a_70822_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=70766 y=-17489 pfet_03v3
x a_38822_n18190# SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_40066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40010 y=-17161 pfet_03v3
x a_36722_n3300# a_36604_n3162# a_36790_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=36734 y=-3161 pfet_03v3
x a_14134_n18422# a_15258_n17162# SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15818 y=-17161 pfet_03v3
x Reset VSSD a_12918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=14226 y=-14313 nfet_03v3
x Reset a_74818_n4422# a_76182_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76126 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=51646 y=-18189 nfet_03v3
x a_108034_n314# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=109718 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_104062_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=104622 y=-13053 pfet_03v3
x a_38704_n13054# VSSD SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=41646 y=-14313 nfet_03v3
x Set a_137342_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=142370 y=-4421 nfet_03v3
x a_75442_n14314# a_78282_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78842 y=-13053 pfet_03v3
x a_102950_n314# VDDD a_104578_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=104522 y=946 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_0.Q SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=3718 y=-4189 nfet_03v3
x a_64736_n13850# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_65966_n18540# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=67302 y=-17199 pfet_03v3
x a_131002_n80# Bit_5 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=150616 y=1042 pfet_03v3
x Set a_n22658_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-17629 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_1.Q SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5818 y=-13381 pfet_03v3
x a_134822_n13192# a_140732_n13054# D_C_5 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=145454 y=-13053 pfet_03v3
x a_102822_n13946# a_102822_n13192# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=114698 y=-13381 pfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_72062_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72622 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17546 y=618 pfet_03v3
x Reset a_138678_n17162# a_138678_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=139238 y=-17161 pfet_03v3
x Reset a_136578_946# a_136578_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=137138 y=946 pfet_03v3
x a_99002_n80# a_115052_n4460# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=116062 y=-4459 nfet_03v3
x a_70002_n18190# a_73050_n18422# a_78134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78078 y=-17161 pfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD a_142798_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=142742 y=946 pfet_03v3
x Set VSSD a_102950_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=102894 y=-313 nfet_03v3
x a_n28998_n80# a_n12948_n4460# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-11937 y=-4459 nfet_03v3
x Set a_41342_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=46370 y=-4421 nfet_03v3
x a_70822_n13946# a_70822_n13192# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=82698 y=-13381 pfet_03v3
x Set VSSD a_n25050_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-25105 y=-313 nfet_03v3
x a_3902_n82# D_C_10 a_5966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=5910 y=-313 nfet_03v3
x a_35002_n80# a_51052_n4460# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=52062 y=-4459 nfet_03v3
x clks VDDD a_38002_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=37946 y=-17489 pfet_03v3
x CK_11 VDDD a_n29890_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-29945 y=620 pfet_03v3
x a_9342_n4422# a_12182_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12742 y=-3161 pfet_03v3
x a_96736_n13850# a_97966_n18540# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=100368 y=-18459 nfet_03v3
x a_128736_n13096# VCM Bit_4 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=128748 y=-12957 pfet_03v3
x a_132722_n82# a_142798_n314# a_140034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=144530 y=946 pfet_03v3
x a_64736_n13850# VCM Bit_2 VSSD s=38064,868 d=38064,868 l=56 w=312 x=64748 y=-14217 nfet_03v3
x a_99902_n82# a_104578_n314# a_101966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=106502 y=946 pfet_03v3
x a_n27278_n4054# a_n27396_n3162# a_n22658_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-22713 y=-3161 pfet_03v3
x a_132722_n3300# a_138632_n3162# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=143354 y=-3161 pfet_03v3
x a_131902_n82# D_C_6 a_133966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=133910 y=-313 nfet_03v3
x a_12732_n13054# a_11442_n14314# a_15910_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15854 y=-13053 pfet_03v3
x a_2110_n80# Bit_9 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=22616 y=-217 nfet_03v3
x clks a_n27278_n4054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14581 y=-3489 pfet_03v3
x a_96736_n13096# VCM Bit_3 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=96748 y=-12957 pfet_03v3
x a_n28098_n82# a_n23422_n314# a_n26034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21497 y=946 pfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_0.Q SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=67718 y=-3489 pfet_03v3
x a_68722_n82# D_C_8 a_69966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=69910 y=946 pfet_03v3
x a_36722_n3300# a_42632_n3162# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47354 y=-3161 pfet_03v3
x a_76034_n314# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=77718 y=-313 nfet_03v3
x a_102704_n13054# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_105702_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=105646 y=-13053 pfet_03v3
x a_96736_n13096# a_98012_n13060# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=100566 y=-12923 pfet_03v3
x Reset a_44918_n14314# a_46282_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46226 y=-13053 pfet_03v3
x a_n27278_n4054# a_n27278_n3300# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15401 y=-3489 pfet_03v3
x a_40066_n18422# a_41050_n17162# a_41050_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41610 y=-17161 pfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=81546 y=-81 nfet_03v3
x a_6822_n13192# a_12732_n13054# a_12918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12862 y=-14313 nfet_03v3
x Set a_38890_n14314# a_40062_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40006 y=-13053 pfet_03v3
x a_18854_1076# VDDD Bit_9 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=21188 y=1076 pfet_03v3
x a_n21368_n3162# VSSD a_n22658_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-18245 y=-4421 nfet_03v3
x a_70704_n13054# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_73702_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73646 y=-13053 pfet_03v3
x a_98110_n80# VSSD a_115052_n4460# VSSD s=38064,868 d=38064,868 l=220 w=312 x=114832 y=-4459 nfet_03v3
x a_n27278_n3300# a_n21368_n3162# a_n21182_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21237 y=-4421 nfet_03v3
x a_n25050_n314# VDDD a_n23422_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23477 y=946 pfet_03v3
x a_6002_n18190# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_8066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8010 y=-18421 nfet_03v3
x clks VSSD a_134002_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=133946 y=-18189 nfet_03v3
x a_38822_n13946# a_44732_n13054# D_C_2 VSSD s=38064,868 d=38064,868 l=56 w=312 x=49454 y=-14313 nfet_03v3
x Set VSSD a_70950_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=70894 y=-313 nfet_03v3
x a_34110_n80# VSSD a_51052_n4460# VSSD s=38064,868 d=38064,868 l=220 w=312 x=50832 y=-4459 nfet_03v3
x a_n28998_n80# VDDD a_n28098_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-28153 y=618 pfet_03v3
x a_101966_n314# a_102950_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=103510 y=-313 nfet_03v3
x a_96736_n13850# a_96736_n13096# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=116418 y=-14079 nfet_03v3
x Reset VDDD a_141158_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=141102 y=946 pfet_03v3
x a_2110_n80# VSSD a_19052_n4460# VSSD s=38064,868 d=38064,868 l=220 w=312 x=18832 y=-4459 nfet_03v3
x Reset SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=42262 y=-14313 nfet_03v3
x a_99002_n80# VDDD a_114854_1076# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=114634 y=1076 pfet_03v3
x Set VDDD a_41050_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40994 y=-17161 pfet_03v3
x a_64736_n13850# a_64736_n13096# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=84418 y=-14079 nfet_03v3
x a_38822_n13192# a_38704_n13054# a_38890_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=38834 y=-13053 pfet_03v3
x a_2110_n80# a_18854_1076# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20062 y=1042 pfet_03v3
x a_98110_n80# VSSD a_99002_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=98946 y=-79 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=111202 y=-18421 nfet_03v3
x a_38002_n18190# VDDD a_38822_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=38766 y=-17489 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD a_14798_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=14742 y=-313 nfet_03v3
x a_69966_n314# a_70950_946# a_70950_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71510 y=946 pfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD a_144898_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=144842 y=-18421 nfet_03v3
x CK_2 a_32736_n13850# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=53310 y=-13379 pfet_03v3
x a_140034_n314# a_141158_946# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=141718 y=946 pfet_03v3
x Reset VSSD a_10818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12126 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=19646 y=-18189 nfet_03v3
x a_n29890_n80# VDDD a_n28998_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-29053 y=620 pfet_03v3
x Set VDDD a_70950_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=70894 y=946 pfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=113546 y=-81 nfet_03v3
x a_131902_n82# a_134950_n314# a_140034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=139978 y=946 pfet_03v3
x a_38822_n13192# a_38704_n13054# a_43442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=43386 y=-14313 nfet_03v3
x a_736_n13096# VCM Bit_0 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=748 y=-12957 pfet_03v3
x a_99902_n82# VSSD a_100722_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=100666 y=-81 nfet_03v3
x a_38822_n13946# a_44732_n13054# a_44918_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44862 y=-13053 pfet_03v3
x Set a_15910_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16470 y=-13053 pfet_03v3
x Reset a_n21182_n4422# a_n19818_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-19873 y=-3161 pfet_03v3
x Set a_16898_n17162# a_16898_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17458 y=-17161 pfet_03v3
x a_128736_n13096# a_134822_n13946# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=147518 y=-14081 nfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=145546 y=618 pfet_03v3
x a_99002_n80# VSSD a_99902_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=99846 y=-81 nfet_03v3
x a_130110_n80# Bit_5 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=150616 y=-217 nfet_03v3
x a_134002_n18190# a_144898_n18422# a_142134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=146630 y=-18421 nfet_03v3
x a_139442_n14314# a_140918_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=142842 y=-14313 nfet_03v3
x a_128736_n13096# SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_129966_n18540# VSSD s=38064,868 d=38064,868 l=56 w=312 x=131302 y=-18459 nfet_03v3
x a_69966_n314# a_70950_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=71510 y=-313 nfet_03v3
x Reset a_10678_n17162# a_10678_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11238 y=-17161 pfet_03v3
x a_100722_n4054# a_100722_n3300# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=112598 y=-4189 nfet_03v3
x Reset a_105702_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=106262 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=51646 y=-17489 pfet_03v3
x a_131902_n82# VDDD a_132722_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=132666 y=618 pfet_03v3
x a_134002_n18190# VSSD a_134822_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=134766 y=-18189 nfet_03v3
x Set VSSD a_132790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=133906 y=-4421 nfet_03v3
x a_8066_n18422# a_9050_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=9610 y=-18421 nfet_03v3
x a_134822_n18190# a_137050_n18422# a_142134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=142078 y=-18421 nfet_03v3
x a_67002_n80# VDDD a_82854_1076# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=82634 y=1076 pfet_03v3
x Set VSSD a_6890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8006 y=-14313 nfet_03v3
x a_4722_n82# a_8578_n314# a_5966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=10502 y=-313 nfet_03v3
x Set a_14798_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=15358 y=-313 nfet_03v3
x a_100722_n4054# a_106632_n3162# a_106818_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=106762 y=-3161 pfet_03v3
x Reset a_73702_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74262 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD a_46798_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46742 y=946 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_0.Q SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3718 y=-3489 pfet_03v3
x clks a_100722_n4054# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=113418 y=-4189 nfet_03v3
x a_32736_n13850# a_33966_n18540# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=36368 y=-18459 nfet_03v3
x a_101966_n314# a_102950_946# a_102950_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=103510 y=946 pfet_03v3
x a_736_n13850# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_1966_n18540# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3302 y=-17199 pfet_03v3
x a_128736_n13850# SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_130012_n13060# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=131302 y=-12957 pfet_03v3
x a_n27278_n82# a_n25050_n314# a_n19966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-20021 y=-313 nfet_03v3
x a_4722_n4054# a_4722_n3300# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=16598 y=-4189 nfet_03v3
x a_36722_n4054# a_42632_n3162# a_42818_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42762 y=-3161 pfet_03v3
x Reset VDDD a_143258_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=143202 y=-17161 pfet_03v3
x Set a_78798_946# a_78798_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79358 y=946 pfet_03v3
x Set VSSD a_36790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=37906 y=-4421 nfet_03v3
x a_36722_n82# a_46798_n314# a_44034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48530 y=946 pfet_03v3
x a_73342_n4422# a_76182_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76742 y=-3161 pfet_03v3
x a_102822_n13946# a_102704_n13054# a_107442_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=107386 y=-13053 pfet_03v3
x Set VDDD a_102950_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=102894 y=946 pfet_03v3
x clks a_4722_n4054# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=17418 y=-4189 nfet_03v3
x a_n19966_n314# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-18281 y=-313 nfet_03v3
x a_10632_n3162# a_9342_n4422# a_13810_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13754 y=-3161 pfet_03v3
x a_4604_n3162# VSSD SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=7546 y=-4421 nfet_03v3
x Set VSSD a_9050_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8994 y=-18421 nfet_03v3
x a_32736_n13096# a_34012_n13060# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=36566 y=-12923 pfet_03v3
x a_110134_n18422# a_111258_n17162# SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=111818 y=-17161 pfet_03v3
x a_134822_n13946# a_134822_n13192# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=146698 y=-14081 nfet_03v3
x a_70822_n13946# a_70704_n13054# a_75442_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75386 y=-13053 pfet_03v3
x CK_7 VSSD a_98110_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=98054 y=-79 nfet_03v3
x a_102950_n314# VSSD a_104578_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=104522 y=-313 nfet_03v3
x Reset VSSD a_108918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=110226 y=-14313 nfet_03v3
x a_100722_n3300# a_100604_n3162# a_105342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=105286 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD a_142798_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=142742 y=-313 nfet_03v3
x a_4722_n4054# a_4604_n3162# a_9342_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9286 y=-3161 pfet_03v3
x a_36722_n3300# a_36604_n3162# a_41342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=41286 y=-4421 nfet_03v3
x clks VSSD a_70002_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=69946 y=-18189 nfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_0.Q a_132790_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=134522 y=-4421 nfet_03v3
x a_n22658_n4422# a_n21182_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-19257 y=-4421 nfet_03v3
x a_36722_n82# a_38950_n314# a_44034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=43978 y=-313 nfet_03v3
x Set a_109810_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=110370 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_0.Q a_68790_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=70522 y=-4421 nfet_03v3
x a_n28098_n82# a_n25050_n314# a_n19966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-20021 y=946 pfet_03v3
x Reset VDDD a_45158_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45102 y=946 pfet_03v3
x a_3002_n80# a_18854_1076# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=20062 y=-217 nfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_0.Q a_36790_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=38522 y=-4421 nfet_03v3
x clks VDDD a_134002_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=133946 y=-17489 pfet_03v3
x a_105050_n18422# VSSD a_106678_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=106622 y=-18421 nfet_03v3
x a_3902_n82# a_14798_n314# a_12034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=16530 y=-313 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=47202 y=-18421 nfet_03v3
x a_102822_n13946# a_102704_n13054# a_102890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=102834 y=-14313 nfet_03v3
x a_130110_n80# VDDD a_131002_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=130946 y=620 pfet_03v3
x a_132722_n4054# a_132604_n3162# a_132790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=132734 y=-4421 nfet_03v3
x a_6822_n18190# a_10678_n18422# a_8066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12602 y=-18421 nfet_03v3
x a_96736_n13850# a_96736_n13096# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=116418 y=-13379 pfet_03v3
x Set a_13810_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14370 y=-3161 pfet_03v3
x a_108732_n13054# a_107442_n14314# a_111910_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=111854 y=-13053 pfet_03v3
x a_n19966_n314# a_n18842_946# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-18281 y=946 pfet_03v3
x Reset a_104578_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=105138 y=-313 nfet_03v3
x Reset SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=8162 y=-4421 nfet_03v3
x a_73050_n18422# VSSD a_74678_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=74622 y=-18421 nfet_03v3
x a_70822_n13946# a_70704_n13054# a_70890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=70834 y=-14313 nfet_03v3
x a_2110_n80# a_19052_n4460# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20062 y=-3199 pfet_03v3
x a_44034_n314# a_45158_946# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45718 y=946 pfet_03v3
x a_38002_n18190# SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_40066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40010 y=-18421 nfet_03v3
x a_64736_n13850# a_64736_n13096# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=84418 y=-13379 pfet_03v3
x a_70950_n314# VSSD a_72578_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72522 y=-313 nfet_03v3
x Set a_142798_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=143358 y=-313 nfet_03v3
x a_36722_n4054# a_36604_n3162# a_36790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=36734 y=-4421 nfet_03v3
x a_14134_n18422# SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=15818 y=-18421 nfet_03v3
x a_n28098_n82# VDDD a_n27278_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-27333 y=618 pfet_03v3
x Reset VSSD a_74818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=76126 y=-4421 nfet_03v3
x Reset a_140918_n14314# a_142282_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=142226 y=-13053 pfet_03v3
x Reset VDDD a_n18842_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-18897 y=946 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=17546 y=-81 nfet_03v3
x Reset a_n24398_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23837 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_102890_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=104622 y=-14313 nfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14453 y=618 pfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=19646 y=-17489 pfet_03v3
x a_75442_n14314# a_76918_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=78842 y=-14313 nfet_03v3
x a_64736_n13096# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_65966_n18540# VSSD s=38064,868 d=38064,868 l=56 w=312 x=67302 y=-18459 nfet_03v3
x CK_4 a_96736_n13850# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=117310 y=-14079 nfet_03v3
x a_134950_n314# VDDD a_136578_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=136522 y=946 pfet_03v3
x a_132604_n3162# SAR_Asynchronous_Logic_6/D_reset_FF_0.Q a_135602_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=135546 y=-3161 pfet_03v3
x a_134822_n13946# a_140732_n13054# D_C_5 VSSD s=38064,868 d=38064,868 l=56 w=312 x=145454 y=-14313 nfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_70890_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=72622 y=-14313 nfet_03v3
x Reset a_138678_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=139238 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49546 y=618 pfet_03v3
x a_70822_n18190# a_73050_n18422# a_78134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=78078 y=-18421 nfet_03v3
x a_32736_n13096# SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_34012_n13060# VSSD s=38064,868 d=38064,868 l=56 w=312 x=35302 y=-14217 nfet_03v3
x a_68604_n3162# SAR_Asynchronous_Logic_5/D_reset_FF_0.Q a_71602_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71546 y=-3161 pfet_03v3
x CK_3 a_64736_n13850# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=85310 y=-14079 nfet_03v3
x a_146854_1076# VDDD Bit_5 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=149188 y=1076 pfet_03v3
x a_35902_n82# VDDD a_36722_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=36666 y=618 pfet_03v3
x a_36604_n3162# SAR_Asynchronous_Logic_1/D_reset_FF_0.Q a_39602_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39546 y=-3161 pfet_03v3
x a_128736_n13096# a_134822_n13946# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=147518 y=-13381 pfet_03v3
x a_64736_n13850# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_66012_n13060# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=67302 y=-12957 pfet_03v3
x Reset a_8578_946# a_8578_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9138 y=946 pfet_03v3
x a_9342_n4422# a_10818_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=12742 y=-4421 nfet_03v3
x a_137050_n18422# VDDD a_138678_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=138622 y=-17161 pfet_03v3
x a_134822_n13192# a_134704_n13054# a_134890_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=134834 y=-13053 pfet_03v3
x a_100722_n4054# a_100722_n3300# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=112598 y=-3489 pfet_03v3
x a_n27278_n3300# a_n27396_n3162# a_n22658_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-22713 y=-4421 nfet_03v3
x Reset VDDD a_79258_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79202 y=-17161 pfet_03v3
x a_132722_n4054# a_138632_n3162# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=143354 y=-4421 nfet_03v3
x a_131902_n82# a_136578_n314# a_133966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=138502 y=946 pfet_03v3
x a_134002_n18190# VDDD a_134822_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=134766 y=-17489 pfet_03v3
x a_38002_n18190# a_42678_n18422# a_40066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44602 y=-17161 pfet_03v3
x Reset a_72578_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=73138 y=-313 nfet_03v3
x a_33966_n18540# VSSD Bit_1 VSSD s=38064,868 d=38064,868 l=220 w=312 x=33966 y=-18479 nfet_03v3
x a_102822_n18190# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_104066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=104010 y=-17161 pfet_03v3
x a_12732_n13054# VSSD a_11442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=15854 y=-14313 nfet_03v3
x clks a_100722_n4054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=113418 y=-3489 pfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=115646 y=-18189 nfet_03v3
x a_n27278_n82# a_n17202_n314# a_n19966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15469 y=946 pfet_03v3
x a_99902_n82# D_C_7 a_101966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=101910 y=-313 nfet_03v3
x a_4722_n4054# a_4722_n3300# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16598 y=-3489 pfet_03v3
x a_70822_n18190# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_72066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72010 y=-17161 pfet_03v3
x a_n27396_n3162# SAR_Asynchronous_Logic_0/D_reset_FF_0.Q a_n24398_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24453 y=-3161 pfet_03v3
x a_36722_n4054# a_42632_n3162# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=47354 y=-4421 nfet_03v3
x a_46134_n18422# a_47258_n17162# SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47818 y=-17161 pfet_03v3
x a_102704_n13054# VSSD SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=105646 y=-14313 nfet_03v3
x a_130110_n80# a_146854_1076# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=148062 y=1042 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=109102 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_0.Q SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-28281 y=-4189 nfet_03v3
x Reset VSSD a_44918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=46226 y=-14313 nfet_03v3
x CK_6 VDDD a_130110_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=130054 y=620 pfet_03v3
x a_131002_n80# VDDD a_131902_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=131846 y=618 pfet_03v3
x a_40066_n18422# a_41050_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=41610 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=83646 y=-18189 nfet_03v3
x a_131902_n82# a_142798_n314# a_140034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=144530 y=-313 nfet_03v3
x a_74632_n3162# a_73342_n4422# a_77810_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=77754 y=-3161 pfet_03v3
x Set VSSD a_38890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40006 y=-14313 nfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD a_n17202_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-17257 y=946 pfet_03v3
x CK_11 VSSD a_n29890_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-29945 y=-79 nfet_03v3
x Reset a_135602_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=136162 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_136062_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=136622 y=-13053 pfet_03v3
x Reset a_n23422_946# a_n23422_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-22861 y=946 pfet_03v3
x a_n28998_n80# VSSD a_n28098_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-28153 y=-81 nfet_03v3
x a_44034_n314# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=45718 y=-313 nfet_03v3
x clks a_4722_n4054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17418 y=-3489 pfet_03v3
x a_70704_n13054# VSSD SAR_Asynchronous_Logic_7/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=73646 y=-14313 nfet_03v3
x a_134822_n13946# a_140732_n13054# a_140918_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=140862 y=-13053 pfet_03v3
x Set a_111910_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=112470 y=-13053 pfet_03v3
x a_38822_n18190# a_48898_n18422# a_46134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50630 y=-17161 pfet_03v3
x a_34012_n13060# Bit_1 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=34012 y=-12923 pfet_03v3
x Set a_112898_n17162# a_112898_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=113458 y=-17161 pfet_03v3
x a_96736_n13850# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_97966_n18540# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=99302 y=-17199 pfet_03v3
x Reset a_71602_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72162 y=-3161 pfet_03v3
x a_134822_n13946# a_134822_n13192# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=146698 y=-13381 pfet_03v3
x Set a_79910_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80470 y=-13053 pfet_03v3
x Set a_80898_n17162# a_80898_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81458 y=-17161 pfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_1.Q SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=101818 y=-14081 nfet_03v3
x a_128736_n13850# VCM Bit_4 VSSD s=38064,868 d=38064,868 l=56 w=312 x=128748 y=-14217 nfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_0.Q SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=131718 y=-4189 nfet_03v3
x Set VSSD a_41050_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40994 y=-18421 nfet_03v3
x clks VDDD a_70002_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=69946 y=-17489 pfet_03v3
x clks VSSD a_6002_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=5946 y=-18189 nfet_03v3
x a_128736_n13850# a_129966_n18540# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=132368 y=-18459 nfet_03v3
x a_38822_n13946# a_38704_n13054# a_38890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=38834 y=-14313 nfet_03v3
x a_115052_n4460# Bit_6 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=117234 y=-4479 nfet_03v3
x a_96736_n13850# VCM Bit_3 VSSD s=38064,868 d=38064,868 l=56 w=312 x=96748 y=-14217 nfet_03v3
x Set a_100790_n4422# a_101962_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=101906 y=-3161 pfet_03v3
x a_44732_n13054# a_43442_n14314# a_47910_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47854 y=-13053 pfet_03v3
x a_3902_n82# a_6950_n314# a_12034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11978 y=946 pfet_03v3
x a_34110_n80# VDDD a_35002_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=34946 y=620 pfet_03v3
x a_51052_n4460# Bit_8 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=53234 y=-4479 nfet_03v3
x a_132722_n82# a_136578_n314# a_133966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=138502 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_0.Q SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=35718 y=-4189 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=77102 y=-313 nfet_03v3
x a_104066_n18422# a_105050_n17162# a_105050_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=105610 y=-17161 pfet_03v3
x a_130110_n80# a_147052_n4460# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=148062 y=-3199 pfet_03v3
x Set a_102890_n14314# a_104062_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=104006 y=-13053 pfet_03v3
x Set a_77810_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78370 y=-3161 pfet_03v3
x a_134704_n13054# SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_137702_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=137646 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=145546 y=-81 nfet_03v3
x a_128736_n13096# a_130012_n13060# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=132566 y=-12923 pfet_03v3
x Reset a_76918_n14314# a_78282_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78226 y=-13053 pfet_03v3
x a_66110_n80# a_83052_n4460# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=84062 y=-3199 pfet_03v3
x a_72066_n18422# a_73050_n17162# a_73050_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73610 y=-17161 pfet_03v3
x a_38822_n13192# a_44732_n13054# a_44918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=44862 y=-14313 nfet_03v3
x Set a_11442_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=16470 y=-14313 nfet_03v3
x Set a_70890_n14314# a_72062_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72006 y=-13053 pfet_03v3
x a_131902_n82# VSSD a_132722_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=132666 y=-81 nfet_03v3
x Reset VSSD a_n21182_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-19873 y=-4421 nfet_03v3
x Set a_16898_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=17458 y=-18421 nfet_03v3
x Reset a_10678_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=11238 y=-18421 nfet_03v3
x Reset SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=106262 y=-14313 nfet_03v3
x a_99002_n80# Bit_6 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=118616 y=1042 pfet_03v3
x Set VDDD a_105050_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=104994 y=-17161 pfet_03v3
x a_128736_n13850# a_128736_n13096# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=148418 y=-14079 nfet_03v3
x a_n29890_n80# VSSD a_n28998_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-29053 y=-79 nfet_03v3
x a_100722_n3300# a_106632_n3162# a_106818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=106762 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD a_16898_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16842 y=-17161 pfet_03v3
x Reset SAR_Asynchronous_Logic_7/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=74262 y=-14313 nfet_03v3
x Set VDDD a_73050_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72994 y=-17161 pfet_03v3
x a_9050_n18422# VDDD a_10678_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10622 y=-17161 pfet_03v3
x CK_4 a_96736_n13850# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=117310 y=-13379 pfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD a_78798_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78742 y=946 pfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_0.Q a_101962_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=102522 y=-3161 pfet_03v3
x a_736_n13096# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_1966_n18540# VSSD s=38064,868 d=38064,868 l=56 w=312 x=3302 y=-18459 nfet_03v3
x a_3902_n82# VDDD a_4722_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4666 y=618 pfet_03v3
x a_35002_n80# VDDD a_50854_1076# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=50634 y=1076 pfet_03v3
x a_133966_n314# a_134950_946# a_134950_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=135510 y=946 pfet_03v3
x a_36722_n3300# a_42632_n3162# a_42818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=42762 y=-4421 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=143202 y=-18421 nfet_03v3
x a_6002_n18190# VSSD a_6822_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=6766 y=-18189 nfet_03v3
x CK_3 a_64736_n13850# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=85310 y=-13379 pfet_03v3
x a_73342_n4422# a_74818_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=76742 y=-4421 nfet_03v3
x a_102822_n13192# a_102704_n13054# a_107442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=107386 y=-14313 nfet_03v3
x Set VDDD a_134950_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=134894 y=946 pfet_03v3
x a_10632_n3162# VSSD a_9342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=13754 y=-4421 nfet_03v3
x a_736_n13850# VCM Bit_0 VSSD s=38064,868 d=38064,868 l=56 w=312 x=748 y=-14217 nfet_03v3
x a_131002_n80# a_146854_1076# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=148062 y=-217 nfet_03v3
x a_102822_n13946# a_108732_n13054# a_108918_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=108862 y=-13053 pfet_03v3
x a_736_n13850# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_2012_n13060# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3302 y=-12957 pfet_03v3
x a_100722_n3300# a_100604_n3162# a_100790_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=100734 y=-3161 pfet_03v3
x a_6822_n18190# a_16898_n18422# a_14134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18630 y=-17161 pfet_03v3
x a_110134_n18422# SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=111818 y=-18421 nfet_03v3
x a_70822_n13192# a_70704_n13054# a_75442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=75386 y=-14313 nfet_03v3
x a_11442_n14314# a_14282_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14842 y=-13053 pfet_03v3
x Reset a_138818_n4422# a_140182_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=140126 y=-3161 pfet_03v3
x a_70822_n13946# a_76732_n13054# a_76918_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76862 y=-13053 pfet_03v3
x Set a_47910_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48470 y=-13053 pfet_03v3
x CK_9 VDDD a_34110_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=34054 y=620 pfet_03v3
x a_35002_n80# VDDD a_35902_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=35846 y=618 pfet_03v3
x Reset a_106818_n4422# a_108182_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=108126 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=115646 y=-17489 pfet_03v3
x Set a_48898_n17162# a_48898_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49458 y=-17161 pfet_03v3
x a_6002_n18190# a_9050_n18422# a_14134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14078 y=-17161 pfet_03v3
x a_4722_n3300# a_4604_n3162# a_9342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=9286 y=-4421 nfet_03v3
x a_67002_n80# Bit_7 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=86616 y=1042 pfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_0.Q SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-28281 y=-3489 pfet_03v3
x Reset a_42678_n17162# a_42678_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=43238 y=-17161 pfet_03v3
x Reset a_42818_n4422# a_44182_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44126 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD a_110798_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=110742 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=83646 y=-17489 pfet_03v3
x Reset a_137702_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=138262 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_1.Q SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=37818 y=-14081 nfet_03v3
x a_128736_n13096# SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_130012_n13060# VSSD s=38064,868 d=38064,868 l=56 w=312 x=131302 y=-14217 nfet_03v3
x a_100722_n82# D_C_7 a_101966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=101910 y=946 pfet_03v3
x Set VSSD a_38950_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=38894 y=-313 nfet_03v3
x Set a_105342_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=110370 y=-4421 nfet_03v3
x a_64736_n13850# a_65966_n18540# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=68368 y=-18459 nfet_03v3
x a_32736_n13096# VCM Bit_1 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=32748 y=-12957 pfet_03v3
x Reset VDDD a_77158_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=77102 y=946 pfet_03v3
x a_4722_n82# a_6950_n314# a_12034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=11978 y=-313 nfet_03v3
x a_67902_n82# D_C_8 a_69966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=69910 y=-313 nfet_03v3
x a_134002_n18190# a_138678_n18422# a_136066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=140602 y=-17161 pfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_1.Q SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=101818 y=-13381 pfet_03v3
x Set a_9342_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=14370 y=-4421 nfet_03v3
x a_108732_n13054# VSSD a_107442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=111854 y=-14313 nfet_03v3
x a_n28098_n82# VSSD a_n27278_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-27333 y=-81 nfet_03v3
x a_n27278_n82# a_n23422_n314# a_n26034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21497 y=-313 nfet_03v3
x a_134822_n13946# a_134704_n13054# a_139442_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=139386 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_6/D_reset_FF_0.Q SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=131718 y=-3489 pfet_03v3
x a_3002_n80# a_19052_n4460# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=20062 y=-4459 nfet_03v3
x a_2110_n80# VDDD a_3002_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=2946 y=620 pfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14453 y=-81 nfet_03v3
x clks VDDD a_6002_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5946 y=-17489 pfet_03v3
x a_100722_n3300# a_106632_n3162# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=111354 y=-3161 pfet_03v3
x a_76034_n314# a_77158_946# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=77718 y=946 pfet_03v3
x a_64736_n13096# a_66012_n13060# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=68566 y=-12923 pfet_03v3
x a_142134_n18422# a_143258_n17162# SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=143818 y=-17161 pfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_0.Q SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=99718 y=-4189 nfet_03v3
x Reset VSSD a_140918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=142226 y=-14313 nfet_03v3
x a_38950_n314# VSSD a_40578_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40522 y=-313 nfet_03v3
x Reset SAR_Asynchronous_Logic_0/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23837 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=49546 y=-81 nfet_03v3
x Set a_110798_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=111358 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_1/D_reset_FF_0.Q SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=35718 y=-3489 pfet_03v3
x Reset a_40578_946# a_40578_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41138 y=946 pfet_03v3
x Set a_68790_n4422# a_69962_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=69906 y=-3161 pfet_03v3
x a_n12948_n4460# Bit_10 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=-10765 y=-4479 nfet_03v3
x a_130012_n13060# Bit_4 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=130012 y=-12923 pfet_03v3
x a_130110_n80# VSSD a_131002_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=130946 y=-79 nfet_03v3
x a_4722_n3300# a_10632_n3162# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15354 y=-3161 pfet_03v3
x a_132604_n3162# VSSD SAR_Asynchronous_Logic_6/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=135546 y=-4421 nfet_03v3
x a_35902_n82# VSSD a_36722_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=36666 y=-81 nfet_03v3
x a_98110_n80# Bit_6 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=118616 y=-217 nfet_03v3
x a_736_n13850# a_736_n13096# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=20418 y=-14079 nfet_03v3
x a_37966_n314# a_38950_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=39510 y=-313 nfet_03v3
x a_68604_n3162# VSSD SAR_Asynchronous_Logic_5/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=71546 y=-4421 nfet_03v3
x a_3902_n82# a_8578_n314# a_5966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10502 y=946 pfet_03v3
x a_6950_n314# VDDD a_8578_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8522 y=946 pfet_03v3
x Reset VDDD a_109158_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=109102 y=946 pfet_03v3
x a_n28098_n82# a_n17202_n314# a_n19966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15469 y=-313 nfet_03v3
x a_36604_n3162# VSSD SAR_Asynchronous_Logic_1/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=39546 y=-4421 nfet_03v3
x a_67902_n82# VDDD a_68722_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=68666 y=618 pfet_03v3
x a_n27278_n3300# a_n21368_n3162# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-16645 y=-3161 pfet_03v3
x a_132722_n4054# a_132604_n3162# a_137342_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=137286 y=-3161 pfet_03v3
x a_137050_n18422# VSSD a_138678_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=138622 y=-18421 nfet_03v3
x a_114854_1076# VDDD Bit_6 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=117188 y=1076 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=79202 y=-18421 nfet_03v3
x a_134822_n13946# a_134704_n13054# a_134890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=134834 y=-14313 nfet_03v3
x a_38822_n18190# a_42678_n18422# a_40066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=44602 y=-18421 nfet_03v3
x a_128736_n13850# a_128736_n13096# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=148418 y=-13379 pfet_03v3
x a_68722_n4054# a_68604_n3162# a_73342_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73286 y=-3161 pfet_03v3
x a_102002_n18190# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_104066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=104010 y=-18421 nfet_03v3
x a_140732_n13054# a_139442_n14314# a_143910_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=143854 y=-13053 pfet_03v3
x a_n13146_1076# VDDD Bit_10 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-10811 y=1076 pfet_03v3
x a_37966_n314# a_38950_946# a_38950_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39510 y=946 pfet_03v3
x a_131002_n80# VSSD a_131902_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=131846 y=-81 nfet_03v3
x a_108034_n314# a_109158_946# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=109718 y=946 pfet_03v3
x Reset a_40578_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=41138 y=-313 nfet_03v3
x a_70002_n18190# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_72066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72010 y=-18421 nfet_03v3
x a_n27396_n3162# VSSD SAR_Asynchronous_Logic_0/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24453 y=-4421 nfet_03v3
x a_46134_n18422# SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=47818 y=-18421 nfet_03v3
x a_6822_n13192# a_6704_n13054# a_6890_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6834 y=-13053 pfet_03v3
x Set VDDD a_38950_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=38894 y=946 pfet_03v3
x Set a_n17202_946# a_n17202_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-16641 y=946 pfet_03v3
x a_6002_n18190# VDDD a_6822_n18190# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6766 y=-17489 pfet_03v3
x a_6822_n13192# a_12732_n13054# D_C_1 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17454 y=-13053 pfet_03v3
x a_74632_n3162# VSSD a_73342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=77754 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_134890_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=136622 y=-14313 nfet_03v3
x Reset SAR_Asynchronous_Logic_6/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=136162 y=-4421 nfet_03v3
x a_98110_n80# a_114854_1076# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=116062 y=1042 pfet_03v3
x a_134822_n13192# a_140732_n13054# a_140918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=140862 y=-14313 nfet_03v3
x Set a_107442_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=112470 y=-14313 nfet_03v3
x a_66110_n80# Bit_7 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=86616 y=-217 nfet_03v3
x a_38002_n18190# a_48898_n18422# a_46134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=50630 y=-18421 nfet_03v3
x a_32736_n13096# a_38822_n13946# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=51518 y=-14081 nfet_03v3
x Set a_112898_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=113458 y=-18421 nfet_03v3
x CK_10 VDDD a_2110_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=2054 y=620 pfet_03v3
x a_3002_n80# VDDD a_3902_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3846 y=618 pfet_03v3
x a_96736_n13096# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_97966_n18540# VSSD s=38064,868 d=38064,868 l=56 w=312 x=99302 y=-18459 nfet_03v3
x CK_5 a_128736_n13850# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=149310 y=-14079 nfet_03v3
x Set a_110798_946# a_110798_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=111358 y=946 pfet_03v3
x a_99902_n82# a_110798_n314# a_108034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=112530 y=-313 nfet_03v3
x a_12034_n314# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=13718 y=-313 nfet_03v3
x Reset SAR_Asynchronous_Logic_5/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=72162 y=-4421 nfet_03v3
x Reset a_9702_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10262 y=-13053 pfet_03v3
x Set a_75442_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=80470 y=-14313 nfet_03v3
x a_64736_n13096# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_66012_n13060# VSSD s=38064,868 d=38064,868 l=56 w=312 x=67302 y=-14217 nfet_03v3
x Set a_80898_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=81458 y=-18421 nfet_03v3
x a_68722_n3300# a_68604_n3162# a_68790_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=68734 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_8062_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8622 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VDDD a_112898_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=112842 y=-17161 pfet_03v3
x a_102002_n18190# a_106678_n18422# a_104066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=108602 y=-17161 pfet_03v3
x a_82854_1076# VDDD Bit_7 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=85188 y=1076 pfet_03v3
x a_n27278_n3300# a_n27396_n3162# a_n27210_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-27265 y=-3161 pfet_03v3
x CK_6 VSSD a_130110_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=130054 y=-79 nfet_03v3
x a_96736_n13850# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q a_98012_n13060# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=99302 y=-12957 pfet_03v3
x Set a_n17202_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-16641 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_1.Q SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=37818 y=-13381 pfet_03v3
x Set VSSD a_100790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=101906 y=-4421 nfet_03v3
x a_65966_n18540# VSSD Bit_2 VSSD s=38064,868 d=38064,868 l=220 w=312 x=65966 y=-18479 nfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VDDD a_80898_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80842 y=-17161 pfet_03v3
x a_70002_n18190# a_74678_n18422# a_72066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76602 y=-17161 pfet_03v3
x a_44732_n13054# VSSD a_43442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=47854 y=-14313 nfet_03v3
x a_134822_n18190# SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_136066_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=136010 y=-17161 pfet_03v3
x a_6822_n13946# a_6704_n13054# a_11442_n14314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11386 y=-13053 pfet_03v3
x a_137342_n4422# a_140182_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=140742 y=-3161 pfet_03v3
x a_35902_n82# a_38950_n314# a_44034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=43978 y=946 pfet_03v3
x a_66110_n80# VDDD a_67002_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=66946 y=620 pfet_03v3
x a_104066_n18422# a_105050_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=105610 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=147646 y=-18189 nfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_0.Q a_n26038_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-25477 y=-3161 pfet_03v3
x Set a_4790_n4422# a_5962_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5906 y=-3161 pfet_03v3
x a_105342_n4422# a_108182_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=108742 y=-3161 pfet_03v3
x Set VSSD a_102890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=104006 y=-14313 nfet_03v3
x a_131002_n80# a_147052_n4460# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=148062 y=-4459 nfet_03v3
x a_736_n13850# a_1966_n18540# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=4368 y=-18459 nfet_03v3
x a_38822_n13946# a_38822_n13192# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=50698 y=-14081 nfet_03v3
x a_4722_n4054# a_10632_n3162# a_10818_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10762 y=-3161 pfet_03v3
x Set a_73342_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=78370 y=-4421 nfet_03v3
x a_78134_n18422# a_79258_n17162# SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79818 y=-17161 pfet_03v3
x a_134704_n13054# VSSD SAR_Asynchronous_Logic_10/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=137646 y=-14313 nfet_03v3
x a_102822_n18190# a_112898_n18422# a_110134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=114630 y=-17161 pfet_03v3
x Reset VSSD a_76918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=78226 y=-14313 nfet_03v3
x a_107442_n14314# a_110282_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=110842 y=-13053 pfet_03v3
x a_100722_n82# a_104578_n314# a_101966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=106502 y=-313 nfet_03v3
x a_66110_n80# a_82854_1076# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=84062 y=1042 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=45102 y=-313 nfet_03v3
x a_41342_n4422# a_44182_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44742 y=-3161 pfet_03v3
x a_67002_n80# a_83052_n4460# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=84062 y=-4459 nfet_03v3
x a_72066_n18422# a_73050_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=73610 y=-18421 nfet_03v3
x Set VSSD a_70890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72006 y=-14313 nfet_03v3
x SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD a_78798_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=78742 y=-313 nfet_03v3
x a_67902_n82# a_78798_n314# a_76034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=80530 y=-313 nfet_03v3
x Set a_143910_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=144470 y=-13053 pfet_03v3
x a_66012_n13060# Bit_2 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=66012 y=-12923 pfet_03v3
x a_102002_n18190# a_105050_n18422# a_110134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=110078 y=-17161 pfet_03v3
x a_70822_n18190# a_80898_n18422# a_78134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=82630 y=-17161 pfet_03v3
x Set a_144898_n17162# a_144898_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=145458 y=-17161 pfet_03v3
x a_6704_n13054# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_9702_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9646 y=-13053 pfet_03v3
x a_736_n13096# a_2012_n13060# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=4566 y=-12923 pfet_03v3
x a_n29890_n80# a_n13146_1076# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-11937 y=1042 pfet_03v3
x a_34110_n80# VSSD a_35002_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=34946 y=-79 nfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_0.Q SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=99718 y=-3489 pfet_03v3
x a_3902_n82# VSSD a_4722_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=4666 y=-81 nfet_03v3
x Set VSSD a_105050_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=104994 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_1.Q SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=133818 y=-14081 nfet_03v3
x a_68722_n3300# a_74632_n3162# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79354 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD a_n17202_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-17257 y=-313 nfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD a_16898_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=16842 y=-18421 nfet_03v3
x a_9050_n18422# VSSD a_10678_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=10622 y=-18421 nfet_03v3
x Set VSSD a_73050_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72994 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_0.Q a_100790_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=102522 y=-4421 nfet_03v3
x a_736_n13850# a_736_n13096# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20418 y=-13379 pfet_03v3
x a_130110_n80# VSSD a_147052_n4460# VSSD s=38064,868 d=38064,868 l=220 w=312 x=146832 y=-4459 nfet_03v3
x a_76732_n13054# a_75442_n14314# a_79910_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79854 y=-13053 pfet_03v3
x SAR_Asynchronous_Logic_3/D_reset_FF_0.Q a_5962_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6522 y=-3161 pfet_03v3
x a_140034_n314# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=141718 y=-313 nfet_03v3
x Set a_n27210_n4422# a_n26038_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-26093 y=-3161 pfet_03v3
x a_n27278_n82# D_C_11 a_n26034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-26089 y=946 pfet_03v3
x a_66110_n80# VSSD a_83052_n4460# VSSD s=38064,868 d=38064,868 l=220 w=312 x=82832 y=-4459 nfet_03v3
x a_5966_n314# a_6950_946# a_6950_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7510 y=946 pfet_03v3
x a_136066_n18422# a_137050_n17162# a_137050_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=137610 y=-17161 pfet_03v3
x a_35002_n80# VSSD a_35902_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=35846 y=-81 nfet_03v3
x a_68722_n82# a_72578_n314# a_69966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=74502 y=-313 nfet_03v3
x Set a_78798_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=79358 y=-313 nfet_03v3
x a_102822_n13192# a_108732_n13054# a_108918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=108862 y=-14313 nfet_03v3
x Set a_134890_n14314# a_136062_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=136006 y=-13053 pfet_03v3
x a_100722_n4054# a_100604_n3162# a_100790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=100734 y=-4421 nfet_03v3
x a_6002_n18190# a_16898_n18422# a_14134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=18630 y=-18421 nfet_03v3
x a_736_n13096# a_6822_n13946# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=19518 y=-14081 nfet_03v3
x a_11442_n14314# a_12918_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=14842 y=-14313 nfet_03v3
x a_132722_n82# a_134950_n314# a_140034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=139978 y=-313 nfet_03v3
x Reset VSSD a_138818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=140126 y=-4421 nfet_03v3
x Set VDDD a_6950_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6894 y=946 pfet_03v3
x a_99002_n80# a_114854_1076# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=116062 y=-217 nfet_03v3
x a_4722_n3300# a_4604_n3162# a_4790_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4734 y=-3161 pfet_03v3
x a_70822_n13192# a_76732_n13054# a_76918_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=76862 y=-14313 nfet_03v3
x Set a_43442_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=48470 y=-14313 nfet_03v3
x Reset VSSD a_106818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=108126 y=-4421 nfet_03v3
x a_67002_n80# VDDD a_67902_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=67846 y=618 pfet_03v3
x a_6822_n18190# a_9050_n18422# a_14134_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=14078 y=-18421 nfet_03v3
x Set a_48898_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=49458 y=-18421 nfet_03v3
x CK_1 a_736_n13850# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=21310 y=-14079 nfet_03v3
x CK_8 VDDD a_66110_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=66054 y=620 pfet_03v3
x Reset a_42678_n18422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=43238 y=-18421 nfet_03v3
x Reset VSSD a_42818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=44126 y=-4421 nfet_03v3
x Reset SAR_Asynchronous_Logic_10/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=138262 y=-14313 nfet_03v3
x Set VDDD a_137050_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=136994 y=-17161 pfet_03v3
x Set a_14798_946# a_14798_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15358 y=946 pfet_03v3
x a_35002_n80# Bit_8 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=54616 y=1042 pfet_03v3
x Reset VDDD a_15258_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15202 y=-17161 pfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VDDD a_48898_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48842 y=-17161 pfet_03v3
x a_32736_n13096# a_38822_n13946# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=51518 y=-13381 pfet_03v3
x a_132722_n82# D_C_6 a_133966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=133910 y=946 pfet_03v3
x a_100604_n3162# SAR_Asynchronous_Logic_9/D_reset_FF_0.Q a_103602_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=103546 y=-3161 pfet_03v3
x CK_5 a_128736_n13850# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=149310 y=-13379 pfet_03v3
x a_41050_n18422# VDDD a_42678_n17162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42622 y=-17161 pfet_03v3
x CK_9 VSSD a_34110_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=34054 y=-79 nfet_03v3
x a_134822_n18190# a_138678_n18422# a_136066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=140602 y=-18421 nfet_03v3
x a_6822_n13946# a_6822_n13192# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=18698 y=-14081 nfet_03v3
x a_736_n13096# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_2012_n13060# VSSD s=38064,868 d=38064,868 l=56 w=312 x=3302 y=-14217 nfet_03v3
x a_134822_n13192# a_134704_n13054# a_139442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=139386 y=-14313 nfet_03v3
x a_132722_n4054# a_132722_n3300# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=144598 y=-4189 nfet_03v3
x a_35902_n82# D_C_9 a_37966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=37910 y=-313 nfet_03v3
x a_100722_n4054# a_106632_n3162# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=111354 y=-4421 nfet_03v3
x a_67002_n80# a_82854_1076# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=84062 y=-217 nfet_03v3
x a_132722_n4054# a_138632_n3162# a_138818_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=138762 y=-3161 pfet_03v3
x a_68722_n4054# a_68722_n3300# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=80598 y=-4189 nfet_03v3
x a_142134_n18422# SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=143818 y=-18421 nfet_03v3
x a_32736_n13850# SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_33966_n18540# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=35302 y=-17199 pfet_03v3
x a_43442_n14314# a_46282_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46842 y=-13053 pfet_03v3
x clks a_132722_n4054# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=145418 y=-4189 nfet_03v3
x a_138632_n3162# a_137342_n4422# a_141810_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=141754 y=-3161 pfet_03v3
x a_1966_n18540# VSSD Bit_0 VSSD s=38064,868 d=38064,868 l=220 w=312 x=1966 y=-18479 nfet_03v3
x a_102822_n13192# a_108732_n13054# D_C_4 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=113454 y=-13053 pfet_03v3
x a_38950_n314# VDDD a_40578_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40522 y=946 pfet_03v3
x Reset a_106678_n17162# a_106678_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=107238 y=-17161 pfet_03v3
x SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_40062_n13054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40622 y=-13053 pfet_03v3
x a_36722_n4054# a_36722_n3300# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=48598 y=-4189 nfet_03v3
x a_68722_n4054# a_74632_n3162# a_74818_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74762 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=147646 y=-17489 pfet_03v3
x a_106632_n3162# a_105342_n4422# a_109810_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=109754 y=-3161 pfet_03v3
x Set VSSD a_68790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=69906 y=-4421 nfet_03v3
x a_38002_n18190# a_41050_n18422# a_46134_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46078 y=-17161 pfet_03v3
x Reset a_72578_946# a_72578_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73138 y=946 pfet_03v3
x a_4722_n4054# a_10632_n3162# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=15354 y=-4421 nfet_03v3
x clks a_68722_n4054# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=81418 y=-4189 nfet_03v3
x a_70822_n13192# a_76732_n13054# D_C_3 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81454 y=-13053 pfet_03v3
x a_38822_n13946# a_38822_n13192# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50698 y=-13381 pfet_03v3
x Reset a_74678_n17162# a_74678_n18422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75238 y=-17161 pfet_03v3
x a_n28998_n80# a_n13146_1076# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-11937 y=-217 nfet_03v3
x a_67902_n82# VSSD a_68722_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=68666 y=-81 nfet_03v3
x clks a_36722_n4054# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=49418 y=-4189 nfet_03v3
x a_42632_n3162# a_41342_n4422# a_45810_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45754 y=-3161 pfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_1.Q SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=69818 y=-14081 nfet_03v3
x a_32736_n13850# VCM Bit_1 VSSD s=38064,868 d=38064,868 l=56 w=312 x=32748 y=-14217 nfet_03v3
x Reset a_103602_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=104162 y=-3161 pfet_03v3
x a_2110_n80# VSSD a_3002_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=2946 y=-79 nfet_03v3
x a_68722_n82# a_78798_n314# a_76034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80530 y=946 pfet_03v3
x a_35902_n82# a_40578_n314# a_37966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42502 y=946 pfet_03v3
x a_2012_n13060# Bit_0 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=2012 y=-12923 pfet_03v3
x a_n27278_n4054# a_n21368_n3162# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-16645 y=-4421 nfet_03v3
x a_132722_n3300# a_132604_n3162# a_137342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=137286 y=-4421 nfet_03v3
x Reset a_39602_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40162 y=-3161 pfet_03v3
x a_64736_n13096# VCM Bit_2 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=64748 y=-12957 pfet_03v3
x a_3002_n80# VDDD a_18854_1076# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=18634 y=1076 pfet_03v3
x a_68722_n3300# a_68604_n3162# a_73342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=73286 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_10/D_reset_FF_1.Q SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=133818 y=-13381 pfet_03v3
x a_140732_n13054# VSSD a_139442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=143854 y=-14313 nfet_03v3
x Reset a_12918_n14314# a_14282_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14226 y=-13053 pfet_03v3
x Set VSSD a_6950_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=6894 y=-313 nfet_03v3
x a_n28098_n82# D_C_11 a_n26034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-26089 y=-313 nfet_03v3
x a_38704_n13054# SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_41702_n13054# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41646 y=-13053 pfet_03v3
x Set a_141810_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=142370 y=-3161 pfet_03v3
x a_6822_n13946# a_6704_n13054# a_6890_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=6834 y=-14313 nfet_03v3
x a_3002_n80# VSSD a_3902_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=3846 y=-81 nfet_03v3
x Set VSSD a_134950_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=134894 y=-313 nfet_03v3
x Set a_n18190_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-17629 y=-3161 pfet_03v3
x clks VSSD a_102002_n18190# VSSD s=38064,868 d=38064,868 l=56 w=312 x=101946 y=-18189 nfet_03v3
x a_6822_n13946# a_12732_n13054# D_C_1 VSSD s=38064,868 d=38064,868 l=56 w=312 x=17454 y=-14313 nfet_03v3
x Reset a_104578_946# a_104578_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=105138 y=946 pfet_03v3
x a_19052_n4460# Bit_9 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=21234 y=-4479 nfet_03v3
x SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD a_110798_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=110742 y=946 pfet_03v3
x a_98110_n80# a_115052_n4460# SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=116062 y=-3199 pfet_03v3
x a_n29890_n80# a_n12948_n4460# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-11937 y=-3199 pfet_03v3
x Set a_45810_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46370 y=-3161 pfet_03v3
x a_736_n13096# a_6822_n13946# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=19518 y=-13381 pfet_03v3
x Set a_142798_946# a_142798_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=143358 y=946 pfet_03v3
x Reset SAR_Asynchronous_Logic_4/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=10262 y=-14313 nfet_03v3
x a_100722_n82# a_110798_n314# a_108034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=112530 y=946 pfet_03v3
x a_34110_n80# a_51052_n4460# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=52062 y=-3199 pfet_03v3
x a_32736_n13850# a_32736_n13096# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=52418 y=-14079 nfet_03v3
x a_34110_n80# Bit_8 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=54616 y=-217 nfet_03v3
x a_68722_n4054# a_68604_n3162# a_68790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=68734 y=-4421 nfet_03v3
x SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_6890_n14314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=8622 y=-14313 nfet_03v3
x a_102822_n18190# a_106678_n18422# a_104066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=108602 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VSSD a_112898_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=112842 y=-18421 nfet_03v3
x CK_1 a_736_n13850# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=21310 y=-13379 pfet_03v3
x a_n28998_n80# Bit_10 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-9383 y=1042 pfet_03v3
x a_n27278_n4054# a_n27396_n3162# a_n27210_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-27265 y=-4421 nfet_03v3
x a_36722_n82# D_C_9 a_37966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=37910 y=946 pfet_03v3
x a_70822_n18190# a_74678_n18422# a_72066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=76602 y=-18421 nfet_03v3
x SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD a_80898_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=80842 y=-18421 nfet_03v3
x a_50854_1076# VDDD Bit_8 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=53188 y=1076 pfet_03v3
x a_134002_n18190# SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_136066_n18422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=136010 y=-18421 nfet_03v3
x a_6822_n13192# a_6704_n13054# a_11442_n14314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=11386 y=-14313 nfet_03v3
x CK_10 VSSD a_2110_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=2054 y=-79 nfet_03v3
x a_5966_n314# a_6950_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=7510 y=-313 nfet_03v3
x a_137342_n4422# a_138818_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=140742 y=-4421 nfet_03v3
C VDDD SAR_Asynchronous_Logic_4/D_reset_FF_1.Q 9.5
C a_36722_n3300# VDDD 4.3
C Reset a_34110_n80# 3.1
C Set a_5966_n314# 2.6
C a_102002_n18190# a_102822_n18190# 4.2
C Reset a_n22658_n4422# 2.4
C a_38002_n18190# a_38822_n18190# 4.2
C VDDD D_C_2 2.3
C a_99002_n80# Set 2.5
C VDDD a_66110_n80# 6.7
C a_32736_n13850# a_32736_n13096# 6.8
C a_n28998_n80# VDDD 4.1
C Reset a_6950_n314# 2.4
C VDDD a_44918_n14314# 3.1
C SAR_Asynchronous_Logic_9/D_reset_FF_0.Q Reset 2.2
C VDDD a_132722_n3300# 4.3
C CK_7 VDDD 2.6
C a_64736_n13096# Set 2.5
C VDDD a_38890_n14314# 3.0
C a_41050_n18422# Reset 2.4
C a_32736_n13850# VDDD 6.7
C a_n27278_n3300# a_n27278_n4054# 4.2
C VCM VDDD 33.4
C VDDD Bit_6 3.7
C VDDD a_18854_1076# 2.9
C VDDD a_2110_n80# 6.7
C Reset a_105050_n18422# 2.4
C VDDD a_35002_n80# 4.1
C Reset a_9342_n4422# 2.4
C a_130110_n80# VDDD 6.7
C VDDD a_70890_n14314# 3.0
C out_1 Bit_9 2.1
C Reset SAR_Asynchronous_Logic_0/D_reset_FF_0.Q 2.2
C a_110134_n18422# Set 2.4
C VDDD a_10818_n4422# 3.0
C Reset a_11442_n14314# 2.4
C VDDD Bit_8 3.7
C VDDD a_70950_n314# 4.9
C a_133966_n314# VDDD 2.0
C VDDD a_2012_n13060# 2.9
C VDDD Reset 164.0
C VDDD a_72578_n314# 3.1
C a_48898_n18422# VDDD 3.0
C VDDD D_C_10 4.6
C VDDD a_70822_n13946# 3.4
C VDDD a_38822_n13192# 4.3
C Reset a_64736_n13850# 3.1
C a_n29890_n80# VDDD 6.7
C a_137050_n18422# Reset 2.4
C a_736_n13096# a_736_n13850# 6.8
C VDDD a_132722_n4054# 3.4
C a_41342_n4422# VDDD 4.9
C VDDD a_78798_n314# 3.0
C VDDD a_73342_n4422# 4.9
C a_72066_n18422# Set 2.8
C VDDD a_43442_n14314# 4.9
C SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD 4.9
C VDDD a_76732_n13054# 2.0
C VDDD SAR_Asynchronous_Logic_7/D_reset_FF_1.Q 9.5
C a_134822_n13192# a_134822_n13946# 4.2
C VDDD a_105342_n4422# 4.9
C VDDD SAR_Asynchronous_Logic_1/D_reset_FF_0.Q 4.9
C VDDD a_108732_n13054# 2.0
C clks VDDD 9.1
C VDDD D_C_5 2.3
C Reset SAR_Asynchronous_Logic_3/D_reset_FF_0.Q 2.2
C a_70002_n18190# a_70822_n18190# 4.2
C Set a_68604_n3162# 2.4
C VCM Bit_6 2.5
C VDDD a_134950_n314# 4.9
C VDDD a_736_n13850# 6.7
C Bit_5 out_5 2.1
C a_69966_n314# Set 2.6
C SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_32736_n13096# 2.1
C a_100722_n4054# a_100722_n3300# 4.2
C VDDD a_36790_n4422# 3.0
C VDDD a_140732_n13054# 2.0
C VDDD a_106818_n4422# 3.0
C Reset a_66110_n80# 3.1
C a_98110_n80# VDDD 6.7
C VDDD D_C_3 2.3
C a_n25050_n314# VDDD 4.9
C D_C_4 VDDD 2.3
C VDDD Bit_1 3.5
C SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD 9.5
C a_n29890_n80# a_n28998_n80# 6.8
C VDDD SAR_Asynchronous_Logic_2/D_reset_FF_1.Q 9.5
C VCM Bit_8 2.5
C VDDD D_C_6 4.6
C a_96736_n13096# SAR_Asynchronous_Logic_8/D_reset_FF_1.Q 2.1
C VDDD a_8578_n314# 3.1
C VDDD a_66012_n13060# 2.9
C a_32736_n13850# Reset 3.1
C VDDD a_6890_n14314# 3.0
C a_132722_n4054# a_132722_n3300# 4.2
C VCM Reset 18.5
C VDDD a_102822_n18190# 4.3
C VDDD a_3002_n80# 4.1
C VDDD a_96736_n13096# 4.1
C Reset a_2110_n80# 3.1
C VDDD a_102890_n14314# 3.0
C SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VDDD 4.9
C VDDD SAR_Asynchronous_Logic_3/D_reset_FF_1.Q 9.5
C VDDD a_4722_n3300# 4.3
C a_130110_n80# Reset 3.1
C VDDD a_42818_n4422# 3.0
C a_n26034_n314# Set 2.6
C Set a_104066_n18422# 2.8
C a_67902_n82# a_68722_n82# 4.2
C VDDD a_96736_n13850# 6.7
C Reset a_70950_n314# 2.4
C a_128736_n13096# a_128736_n13850# 6.8
C VDDD a_5966_n314# 2.0
C VDDD a_99002_n80# 4.1
C VDDD a_4722_n4054# 3.4
C VDDD SAR_Asynchronous_Logic_6/D_reset_FF_0.Q 4.9
C a_78134_n18422# Set 2.4
C a_n29890_n80# Reset 3.1
C a_41342_n4422# Reset 2.4
C VDDD a_64736_n13096# 4.1
C VDDD a_38950_n314# 4.9
C VDDD a_131902_n82# 3.4
C SAR_Asynchronous_Logic_5/D_reset_FF_0.Q VDDD 4.9
C Reset a_73342_n4422# 2.4
C a_64736_n13096# a_64736_n13850# 6.8
C Reset a_43442_n14314# 2.4
C VDDD a_38822_n13946# 3.4
C CK_9 VDDD 2.6
C a_35902_n82# a_36722_n82# 4.2
C a_34012_n13060# VDDD 2.9
C a_10678_n18422# VDDD 3.0
C VCM Bit_1 2.3
C VDDD a_76918_n14314# 3.1
C Reset a_105342_n4422# 2.4
C Reset SAR_Asynchronous_Logic_1/D_reset_FF_0.Q 2.2
C clks Reset 3.2
C a_104578_n314# VDDD 3.1
C a_n27278_n3300# VDDD 4.3
C VDDD a_134822_n13192# 4.3
C a_131002_n80# SAR_Asynchronous_Logic_6/D_reset_FF_1.Q 2.1
C a_131002_n80# Set 2.5
C a_3902_n82# a_4722_n82# 4.2
C VDDD a_68790_n4422# 3.0
C Reset a_134950_n314# 2.4
C a_736_n13850# Reset 3.1
C VDDD CK_11 3.3
C VDDD a_n27210_n4422# 3.0
C a_132722_n82# VDDD 4.3
C VDDD a_128736_n13850# 6.7
C VDDD SAR_Asynchronous_Logic_0/D_reset_FF_1.Q 9.5
C VDDD a_46798_n314# 3.0
C a_40066_n18422# Set 2.8
C VDDD a_38822_n18190# 4.3
C VDDD a_108918_n14314# 3.1
C a_142134_n18422# Set 2.4
C VDDD a_14798_n314# 3.0
C a_101966_n314# Set 2.6
C a_3002_n80# a_2110_n80# 6.8
C a_98110_n80# Reset 3.1
C a_n27278_n82# a_n28098_n82# 4.2
C a_128736_n13096# Set 2.5
C a_n25050_n314# Reset 2.4
C VDDD a_38002_n18190# 3.4
C VDDD a_137342_n4422# 4.9
C a_37966_n314# Set 2.6
C Set a_44732_n13054# 2.6
C VDDD a_n28098_n82# 3.4
C a_67002_n80# Set 2.5
C VDDD a_67902_n82# 3.4
C VDDD a_100722_n4054# 3.4
C a_736_n13096# Set 2.5
C D_C_1 VDDD 2.3
C a_n17202_n314# VDDD 3.0
C VDDD a_4790_n4422# 3.0
C Bit_8 out_2 2.1
C VDDD a_36722_n82# 4.3
C VDDD a_73050_n18422# 4.9
C a_102822_n13192# a_102822_n13946# 4.2
C VDDD a_75442_n14314# 4.9
C a_n27278_n4054# VDDD 3.4
C VDDD a_4722_n82# 4.3
C a_32736_n13096# Set 2.5
C a_36604_n3162# Set 2.4
C SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD 4.9
C VDDD a_70822_n18190# 4.3
C VDDD a_107442_n14314# 4.9
C VDDD a_70822_n13192# 4.3
C VDDD a_69966_n314# 2.0
C SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_128736_n13096# 2.1
C a_96736_n13850# Reset 3.1
C a_82854_1076# VDDD 2.9
C a_n28998_n80# SAR_Asynchronous_Logic_0/D_reset_FF_1.Q 2.1
C VDDD a_70002_n18190# 3.4
C VDDD SAR_Asynchronous_Logic_6/D_reset_FF_1.Q 9.5
C VDDD Set 72.5
C Reset SAR_Asynchronous_Logic_6/D_reset_FF_0.Q 2.2
C VDDD a_139442_n14314# 4.9
C a_6822_n13946# VDDD 3.4
C Bit_7 VDDD 3.7
C a_6822_n13946# a_6822_n13192# 4.2
C VDDD CK_6 2.6
C Set a_74632_n3162# 2.8
C VDDD a_80898_n18422# 3.0
C Reset a_38950_n314# 2.4
C a_100722_n82# VDDD 4.3
C SAR_Asynchronous_Logic_5/D_reset_FF_0.Q Reset 2.2
C VDDD a_132790_n4422# 3.0
C Bit_3 VDDD 3.5
C a_100722_n82# a_99902_n82# 4.2
C a_36722_n4054# VDDD 3.4
C VDDD a_142798_n314# 3.0
C VDDD a_144898_n18422# 3.0
C VDDD a_16898_n18422# 3.0
C a_38822_n13946# a_38822_n13192# 4.2
C VDDD a_100722_n3300# 4.3
C VDDD SAR_Asynchronous_Logic_1/D_reset_FF_1.Q 9.5
C VDDD SAR_Asynchronous_Logic_7/D_reset_FF_0.Q 4.9
C VDDD a_102002_n18190# 3.4
C Set a_12732_n13054# 2.6
C a_n26034_n314# VDDD 2.0
C a_46134_n18422# Set 2.4
C VDDD a_102822_n13946# 3.4
C a_106632_n3162# Set 2.8
C a_6822_n18190# VDDD 4.3
C a_64736_n13096# SAR_Asynchronous_Logic_7/D_reset_FF_1.Q 2.1
C Set a_10632_n3162# 2.8
C a_134002_n18190# a_134822_n18190# 4.2
C SAR_Asynchronous_Logic_10/D_reset_FF_1.Q VDDD 9.5
C VDDD a_134822_n13946# 3.4
C a_136066_n18422# Set 2.8
C VDDD a_74818_n4422# 3.0
C a_9050_n18422# VDDD 4.9
C Reset a_128736_n13850# 3.1
C VDDD Bit_9 3.7
C a_98110_n80# a_99002_n80# 6.8
C a_146854_1076# VDDD 2.9
C VDDD a_98012_n13060# 2.9
C a_42632_n3162# Set 2.8
C a_3002_n80# SAR_Asynchronous_Logic_3/D_reset_FF_1.Q 2.1
C a_n28998_n80# Set 2.5
C SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_99002_n80# 2.1
C Reset a_137342_n4422# 2.4
C a_36722_n3300# a_36722_n4054# 4.2
C VDDD SAR_Asynchronous_Logic_8/D_reset_FF_0.Q 4.9
C VDDD a_114854_1076# 2.9
C Set a_100604_n3162# 2.4
C VDDD a_74678_n18422# 3.0
C a_96736_n13850# a_96736_n13096# 6.8
C a_14134_n18422# Set 2.4
C VCM Set 13.8
C a_6002_n18190# a_6822_n18190# 4.2
C Reset a_73050_n18422# 2.4
C VDDD a_136578_n314# 3.1
C Bit_7 VCM 2.5
C VDDD a_68722_n82# 4.3
C a_102950_n314# VDDD 4.9
C a_35002_n80# Set 2.5
C a_75442_n14314# Reset 2.4
C VDDD CK_8 2.6
C a_4722_n4054# a_4722_n3300# 4.2
C VDDD a_50854_1076# 2.9
C Bit_3 VCM 2.3
C a_132604_n3162# Set 2.4
C a_131002_n80# VDDD 4.1
C Reset a_107442_n14314# 2.4
C VDDD a_134822_n18190# 4.3
C VDDD Bit_10 3.8
C a_67002_n80# SAR_Asynchronous_Logic_5/D_reset_FF_1.Q 2.1
C a_4604_n3162# Set 2.4
C VDDD a_100790_n4422# 3.0
C a_102822_n13192# VDDD 4.3
C VDDD a_34110_n80# 6.7
C a_70822_n13192# a_70822_n13946# 4.2
C VDDD a_101966_n314# 2.0
C VDDD a_106678_n18422# 3.0
C VDDD a_134002_n18190# 3.4
C VDDD a_n22658_n4422# 4.9
C a_133966_n314# Set 2.6
C VDDD a_35902_n82# 3.4
C Reset Set 22.5
C VDDD a_130012_n13060# 2.9
C VDDD Bit_5 3.6
C D_C_7 VDDD 4.6
C VDDD a_128736_n13096# 4.1
C VDDD a_6950_n314# 4.9
C VDDD a_134890_n14314# 3.0
C a_3902_n82# VDDD 3.4
C SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VDDD 4.9
C a_138678_n18422# VDDD 3.0
C VDDD a_68722_n3300# 4.3
C Reset a_139442_n14314# 2.4
C a_35002_n80# SAR_Asynchronous_Logic_1/D_reset_FF_1.Q 2.1
C a_n21182_n4422# VDDD 3.0
C VDDD a_37966_n314# 2.0
C Bit_2 VDDD 3.5
C VDDD a_112898_n18422# 3.0
C a_n27396_n3162# Set 2.4
C VDDD a_44732_n13054# 2.0
C VDDD a_67002_n80# 4.1
C CK_10 VDDD 2.6
C Bit_4 VDDD 3.5
C a_41050_n18422# VDDD 4.9
C a_8066_n18422# Set 2.8
C VCM Bit_9 2.5
C a_736_n13096# VDDD 4.1
C Bit_0 VDDD 3.5
C a_76732_n13054# Set 2.6
C VDDD a_105050_n18422# 4.9
C VDDD a_n23422_n314# 3.1
C Set a_108732_n13054# 2.6
C VDDD a_9342_n4422# 4.9
C clks Set 6.7
C VDDD SAR_Asynchronous_Logic_5/D_reset_FF_1.Q 9.5
C VDDD a_32736_n13096# 4.1
C a_68722_n4054# a_68722_n3300# 4.2
C VDDD SAR_Asynchronous_Logic_8/D_reset_FF_1.Q 9.5
C VDDD SAR_Asynchronous_Logic_0/D_reset_FF_0.Q 4.9
C VDDD a_138818_n4422# 3.0
C a_9050_n18422# Reset 2.4
C VDDD a_11442_n14314# 4.9
C a_n27278_n82# VDDD 4.3
C VDDD a_40578_n314# 3.1
C a_140732_n13054# Set 2.6
C VDDD a_6822_n13192# 4.3
C a_12918_n14314# VDDD 3.1
C a_138632_n3162# Set 2.8
C a_132722_n82# a_131902_n82# 4.2
C a_99902_n82# VDDD 3.4
C VDDD a_64736_n13850# 6.7
C VDDD D_C_11 3.8
C VDDD a_137050_n18422# 4.9
C VCM Bit_10 2.9
C a_67002_n80# a_66110_n80# 6.8
C a_736_n13096# SAR_Asynchronous_Logic_4/D_reset_FF_1.Q 2.1
C a_110798_n314# VDDD 3.0
C D_C_9 VDDD 4.6
C D_C_8 VDDD 4.6
C a_131002_n80# a_130110_n80# 6.8
C VCM Bit_5 2.5
C VDDD a_140918_n14314# 3.1
C a_3002_n80# Set 2.5
C a_35002_n80# a_34110_n80# 6.8
C a_96736_n13096# Set 2.5
C Bit_2 VCM 2.3
C VDDD a_n13146_1076# 2.9
C a_102950_n314# Reset 2.4
C a_n21368_n3162# Set 2.8
C a_68722_n4054# VDDD 3.4
C VDDD a_12732_n13054# 2.0
C VDDD SAR_Asynchronous_Logic_3/D_reset_FF_0.Q 4.9
C Bit_4 VCM 2.3
C Bit_7 out_3 2.1
C Bit_0 VCM 2.3
C a_42678_n18422# VDDD 3.0
C a_6002_n18190# VDDD 3.4
C out_4 Bit_6 2.1
C out_50 3.6
C out_60 2.1
C out_40 3.6
C out_70 2.1
C out_30 3.6
C out_80 2.1
C out_20 3.6
C out_90 2.1
C out_10 3.6
C out_100 2.1
C out_110 2.3
C CK_50 6.7
R CK_5 220
C D_C_50 6.6
R D_C_5 74
C Bit_40 6.0
R Bit_4 168
C CK_40 6.4
R CK_4 220
C D_C_40 6.6
R D_C_4 74
C Bit_30 6.0
R Bit_3 168
C CK_30 6.4
R CK_3 220
C D_C_30 6.6
R D_C_3 74
C Bit_20 6.0
R Bit_2 168
C CK_20 6.4
R CK_2 220
C D_C_20 6.6
R D_C_2 74
C Bit_10 6.0
R Bit_1 168
C CK_10 6.4
R CK_1 220
C D_C_10 6.6
R D_C_1 74
C Bit_00 6.0
R Bit_0 168
C clks0 415.5
R clks 2730
C Bit_50 9.4
R Bit_5 175
C D_C_60 11.3
R D_C_6 80
C CK_60 11.3
R CK_6 226
C Bit_60 8.7
R Bit_6 175
C D_C_70 11.3
R D_C_7 80
C CK_70 11.3
R CK_7 226
C Bit_70 8.7
R Bit_7 175
C D_C_80 11.3
R D_C_8 80
C CK_80 11.3
R CK_8 226
C Bit_80 8.7
R Bit_8 175
C D_C_90 11.3
R D_C_9 80
C CK_90 11.3
R CK_9 226
C Bit_90 8.7
R Bit_9 175
C D_C_100 11.3
R D_C_10 80
C CK_100 11.7
R CK_10 226
C VCM0 194.6
R VCM 1069
C Bit_100 10.4
R Bit_10 175
C Reset0 198.1
R Reset 10434
C Set0 279.4
R Set 10497
C D_C_110 11.5
R D_C_11 80
C CK_110 11.3
R CK_11 226
C VDDD0 2969.5
R VDDD 466725
R VSSD 77837
R SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ 60
R a_144898_n18422# 202
R a_144898_n17162# 100
C SAR_Asynchronous_Logic_10/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_10/D_reset_FF_0.Q 559
R a_143258_n17162# 100
C a_142134_n18422#0 5.1
R a_142134_n18422# 381
R a_138678_n18422# 202
R a_138678_n17162# 100
C a_137050_n18422#0 2.4
R a_137050_n18422# 423
R a_137050_n17162# 100
C a_136066_n18422#0 3.5
R a_136066_n18422# 379
C a_134822_n18190#0 3.2
R a_134822_n18190# 520
C a_134002_n18190#0 5.2
R a_134002_n18190# 748
C a_129966_n18540#0 2.5
R a_129966_n18540# 116
R SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ 60
R a_112898_n18422# 202
R a_112898_n17162# 100
C SAR_Asynchronous_Logic_8/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_8/D_reset_FF_0.Q 559
R a_111258_n17162# 100
C a_110134_n18422#0 5.1
R a_110134_n18422# 381
R a_106678_n18422# 202
R a_106678_n17162# 100
C a_105050_n18422#0 2.4
R a_105050_n18422# 423
R a_105050_n17162# 100
C a_104066_n18422#0 3.5
R a_104066_n18422# 379
C a_102822_n18190#0 3.2
R a_102822_n18190# 520
C a_102002_n18190#0 5.2
R a_102002_n18190# 748
C a_97966_n18540#0 2.5
R a_97966_n18540# 116
R SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ 60
R a_80898_n18422# 202
R a_80898_n17162# 100
C SAR_Asynchronous_Logic_7/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_7/D_reset_FF_0.Q 559
R a_79258_n17162# 100
C a_78134_n18422#0 5.1
R a_78134_n18422# 381
R a_74678_n18422# 202
R a_74678_n17162# 100
C a_73050_n18422#0 2.4
R a_73050_n18422# 423
R a_73050_n17162# 100
C a_72066_n18422#0 3.5
R a_72066_n18422# 379
C a_70822_n18190#0 3.2
R a_70822_n18190# 520
C a_70002_n18190#0 5.2
R a_70002_n18190# 748
C a_65966_n18540#0 2.5
R a_65966_n18540# 116
R SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ 60
R a_48898_n18422# 202
R a_48898_n17162# 100
C SAR_Asynchronous_Logic_2/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_2/D_reset_FF_0.Q 559
R a_47258_n17162# 100
C a_46134_n18422#0 5.1
R a_46134_n18422# 381
R a_42678_n18422# 202
R a_42678_n17162# 100
C a_41050_n18422#0 2.4
R a_41050_n18422# 423
R a_41050_n17162# 100
C a_40066_n18422#0 3.5
R a_40066_n18422# 379
C a_38822_n18190#0 3.2
R a_38822_n18190# 520
C a_38002_n18190#0 5.2
R a_38002_n18190# 748
C a_33966_n18540#0 2.5
R a_33966_n18540# 116
R SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ 60
R a_16898_n18422# 202
R a_16898_n17162# 100
C SAR_Asynchronous_Logic_4/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_4/D_reset_FF_0.Q 559
R a_15258_n17162# 100
C a_14134_n18422#0 5.1
R a_14134_n18422# 381
R a_10678_n18422# 202
R a_10678_n17162# 100
C a_9050_n18422#0 2.4
R a_9050_n18422# 423
R a_9050_n17162# 100
C a_8066_n18422#0 3.5
R a_8066_n18422# 379
C a_6822_n18190#0 3.2
R a_6822_n18190# 520
C a_6002_n18190#0 5.2
R a_6002_n18190# 748
C a_1966_n18540#0 2.5
R a_1966_n18540# 116
R a_143910_n13054# 100
R a_142282_n13054# 100
R a_140918_n14314# 202
C a_140732_n13054#0 3.5
R a_140732_n13054# 379
C a_139442_n14314#0 2.4
R a_139442_n14314# 423
C a_134822_n13946#0 5.2
R a_134822_n13946# 748
R a_137702_n13054# 100
R a_136062_n13054# 100
R a_134890_n14314# 202
C a_134704_n13054#0 4.4
R a_134704_n13054# 381
C a_134822_n13192#0 3.3
R a_134822_n13192# 520
R SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_10/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_10/D_reset_FF_1.Q 848
C a_128736_n13850#0 7.7
R a_128736_n13850# 614
R a_130012_n13060# 157
C a_128736_n13096#0 10.5
R a_128736_n13096# 514
R a_111910_n13054# 100
R a_110282_n13054# 100
R a_108918_n14314# 202
C a_108732_n13054#0 3.5
R a_108732_n13054# 379
C a_107442_n14314#0 2.4
R a_107442_n14314# 423
C a_102822_n13946#0 5.2
R a_102822_n13946# 748
R a_105702_n13054# 100
R a_104062_n13054# 100
R a_102890_n14314# 202
C a_102704_n13054#0 4.4
R a_102704_n13054# 381
C a_102822_n13192#0 3.3
R a_102822_n13192# 520
R SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_8/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_8/D_reset_FF_1.Q 848
C a_96736_n13850#0 7.7
R a_96736_n13850# 614
R a_98012_n13060# 157
C a_96736_n13096#0 10.5
R a_96736_n13096# 514
R a_79910_n13054# 100
R a_78282_n13054# 100
R a_76918_n14314# 202
C a_76732_n13054#0 3.5
R a_76732_n13054# 379
C a_75442_n14314#0 2.4
R a_75442_n14314# 423
C a_70822_n13946#0 5.2
R a_70822_n13946# 748
R a_73702_n13054# 100
R a_72062_n13054# 100
R a_70890_n14314# 202
C a_70704_n13054#0 4.4
R a_70704_n13054# 381
C a_70822_n13192#0 3.3
R a_70822_n13192# 520
R SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_7/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_7/D_reset_FF_1.Q 848
C a_64736_n13850#0 7.7
R a_64736_n13850# 614
R a_66012_n13060# 157
C a_64736_n13096#0 10.5
R a_64736_n13096# 514
R a_47910_n13054# 100
R a_46282_n13054# 100
R a_44918_n14314# 202
C a_44732_n13054#0 3.5
R a_44732_n13054# 379
C a_43442_n14314#0 2.4
R a_43442_n14314# 423
C a_38822_n13946#0 5.2
R a_38822_n13946# 748
R a_41702_n13054# 100
R a_40062_n13054# 100
R a_38890_n14314# 202
C a_38704_n13054#0 4.4
R a_38704_n13054# 381
C a_38822_n13192#0 3.3
R a_38822_n13192# 520
R SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_2/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_2/D_reset_FF_1.Q 848
C a_32736_n13850#0 7.7
R a_32736_n13850# 614
R a_34012_n13060# 157
C a_32736_n13096#0 10.5
R a_32736_n13096# 514
R a_15910_n13054# 100
R a_14282_n13054# 100
R a_12918_n14314# 202
C a_12732_n13054#0 3.5
R a_12732_n13054# 379
C a_11442_n14314#0 2.4
R a_11442_n14314# 423
C a_6822_n13946#0 5.2
R a_6822_n13946# 748
R a_9702_n13054# 100
R a_8062_n13054# 100
R a_6890_n14314# 202
C a_6704_n13054#0 4.4
R a_6704_n13054# 381
C a_6822_n13192#0 3.3
R a_6822_n13192# 520
R SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_4/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_4/D_reset_FF_1.Q 848
C a_736_n13850#0 7.7
R a_736_n13850# 614
R a_2012_n13060# 157
C a_736_n13096#0 10.5
R a_736_n13096# 514
C a_147052_n4460#0 2.5
R a_147052_n4460# 116
R a_141810_n3162# 100
R a_140182_n3162# 100
R a_138818_n4422# 202
C a_138632_n3162#0 3.5
R a_138632_n3162# 379
C a_137342_n4422#0 2.4
R a_137342_n4422# 423
C a_132722_n4054#0 5.2
R a_132722_n4054# 748
R a_135602_n3162# 100
R a_133962_n3162# 100
R a_132790_n4422# 202
C a_132604_n3162#0 5.1
R a_132604_n3162# 381
C a_132722_n3300#0 3.2
R a_132722_n3300# 520
R SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_6/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_6/D_reset_FF_0.Q 559
C a_115052_n4460#0 2.5
R a_115052_n4460# 116
R a_109810_n3162# 100
R a_108182_n3162# 100
R a_106818_n4422# 202
C a_106632_n3162#0 3.5
R a_106632_n3162# 379
C a_105342_n4422#0 2.4
R a_105342_n4422# 423
C a_100722_n4054#0 5.2
R a_100722_n4054# 748
R a_103602_n3162# 100
R a_101962_n3162# 100
R a_100790_n4422# 202
C a_100604_n3162#0 5.1
R a_100604_n3162# 381
C a_100722_n3300#0 3.2
R a_100722_n3300# 520
R SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_9/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_9/D_reset_FF_0.Q 559
C a_83052_n4460#0 2.5
R a_83052_n4460# 116
R a_77810_n3162# 100
R a_76182_n3162# 100
R a_74818_n4422# 202
C a_74632_n3162#0 3.5
R a_74632_n3162# 379
C a_73342_n4422#0 2.4
R a_73342_n4422# 423
C a_68722_n4054#0 5.2
R a_68722_n4054# 748
R a_71602_n3162# 100
R a_69962_n3162# 100
R a_68790_n4422# 202
C a_68604_n3162#0 5.1
R a_68604_n3162# 381
C a_68722_n3300#0 3.2
R a_68722_n3300# 520
R SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_5/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_5/D_reset_FF_0.Q 559
C a_51052_n4460#0 2.5
R a_51052_n4460# 116
R a_45810_n3162# 100
R a_44182_n3162# 100
R a_42818_n4422# 202
C a_42632_n3162#0 3.5
R a_42632_n3162# 379
C a_41342_n4422#0 2.4
R a_41342_n4422# 423
C a_36722_n4054#0 5.2
R a_36722_n4054# 748
R a_39602_n3162# 100
R a_37962_n3162# 100
R a_36790_n4422# 202
C a_36604_n3162#0 5.1
R a_36604_n3162# 381
C a_36722_n3300#0 3.2
R a_36722_n3300# 520
R SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_1/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_1/D_reset_FF_0.Q 559
C a_19052_n4460#0 2.5
R a_19052_n4460# 116
R a_13810_n3162# 100
R a_12182_n3162# 100
R a_10818_n4422# 202
C a_10632_n3162#0 3.5
R a_10632_n3162# 379
C a_9342_n4422#0 2.4
R a_9342_n4422# 423
C a_4722_n4054#0 5.2
R a_4722_n4054# 748
R a_7602_n3162# 100
R a_5962_n3162# 100
R a_4790_n4422# 202
C a_4604_n3162#0 5.1
R a_4604_n3162# 381
C a_4722_n3300#0 3.2
R a_4722_n3300# 520
R SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_3/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_3/D_reset_FF_0.Q 559
C a_n12948_n4460#0 2.5
R a_n12948_n4460# 116
R a_n18190_n3162# 100
R a_n19818_n3162# 100
R a_n21182_n4422# 202
C a_n21368_n3162#0 3.5
R a_n21368_n3162# 379
C a_n22658_n4422#0 2.4
R a_n22658_n4422# 423
C a_n27278_n4054#0 5.2
R a_n27278_n4054# 748
R a_n24398_n3162# 100
R a_n26038_n3162# 100
R a_n27210_n4422# 202
C a_n27396_n3162#0 5.1
R a_n27396_n3162# 381
C a_n27278_n3300#0 3.2
R a_n27278_n3300# 520
R SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_0/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_0/D_reset_FF_0.Q 559
R a_146854_1076# 157
R SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ 60
R a_142798_n314# 202
R a_142798_946# 100
C SAR_Asynchronous_Logic_6/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_6/D_reset_FF_1.Q 848
R a_141158_946# 100
C a_140034_n314#0 4.4
R a_140034_n314# 381
R a_136578_n314# 202
R a_136578_946# 100
C a_134950_n314#0 2.4
R a_134950_n314# 423
R a_134950_946# 100
C a_133966_n314#0 3.5
R a_133966_n314# 379
C a_132722_n82#0 3.3
R a_132722_n82# 520
C a_131902_n82#0 5.2
R a_131902_n82# 748
C a_131002_n80#0 10.5
R a_131002_n80# 514
C a_130110_n80#0 7.7
R a_130110_n80# 614
R a_114854_1076# 157
R SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ 60
R a_110798_n314# 202
R a_110798_946# 100
C SAR_Asynchronous_Logic_9/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_9/D_reset_FF_1.Q 848
R a_109158_946# 100
C a_108034_n314#0 4.4
R a_108034_n314# 381
R a_104578_n314# 202
R a_104578_946# 100
C a_102950_n314#0 2.4
R a_102950_n314# 423
R a_102950_946# 100
C a_101966_n314#0 3.5
R a_101966_n314# 379
C a_100722_n82#0 3.3
R a_100722_n82# 520
C a_99902_n82#0 5.2
R a_99902_n82# 748
C a_99002_n80#0 10.5
R a_99002_n80# 514
C a_98110_n80#0 7.7
R a_98110_n80# 614
R a_82854_1076# 157
R SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ 60
R a_78798_n314# 202
R a_78798_946# 100
C SAR_Asynchronous_Logic_5/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_5/D_reset_FF_1.Q 848
R a_77158_946# 100
C a_76034_n314#0 4.4
R a_76034_n314# 381
R a_72578_n314# 202
R a_72578_946# 100
C a_70950_n314#0 2.4
R a_70950_n314# 423
R a_70950_946# 100
C a_69966_n314#0 3.5
R a_69966_n314# 379
C a_68722_n82#0 3.3
R a_68722_n82# 520
C a_67902_n82#0 5.2
R a_67902_n82# 748
C a_67002_n80#0 10.5
R a_67002_n80# 514
C a_66110_n80#0 7.7
R a_66110_n80# 614
R a_50854_1076# 157
R SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ 60
R a_46798_n314# 202
R a_46798_946# 100
C SAR_Asynchronous_Logic_1/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_1/D_reset_FF_1.Q 848
R a_45158_946# 100
C a_44034_n314#0 4.4
R a_44034_n314# 381
R a_40578_n314# 202
R a_40578_946# 100
C a_38950_n314#0 2.4
R a_38950_n314# 423
R a_38950_946# 100
C a_37966_n314#0 3.5
R a_37966_n314# 379
C a_36722_n82#0 3.3
R a_36722_n82# 520
C a_35902_n82#0 5.2
R a_35902_n82# 748
C a_35002_n80#0 10.5
R a_35002_n80# 514
C a_34110_n80#0 7.7
R a_34110_n80# 614
R a_18854_1076# 157
R SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ 60
R a_14798_n314# 202
R a_14798_946# 100
C SAR_Asynchronous_Logic_3/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_3/D_reset_FF_1.Q 848
R a_13158_946# 100
C a_12034_n314#0 4.4
R a_12034_n314# 381
R a_8578_n314# 202
R a_8578_946# 100
C a_6950_n314#0 2.4
R a_6950_n314# 423
R a_6950_946# 100
C a_5966_n314#0 3.5
R a_5966_n314# 379
C a_4722_n82#0 3.3
R a_4722_n82# 520
C a_3902_n82#0 5.2
R a_3902_n82# 748
C a_3002_n80#0 10.5
R a_3002_n80# 514
C a_2110_n80#0 7.7
R a_2110_n80# 614
R a_n13146_1076# 157
R SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ 60
R a_n17202_n314# 202
R a_n17202_946# 100
C SAR_Asynchronous_Logic_0/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_0/D_reset_FF_1.Q 848
R a_n18842_946# 100
C a_n19966_n314#0 4.4
R a_n19966_n314# 381
R a_n23422_n314# 202
R a_n23422_946# 100
C a_n25050_n314#0 2.4
R a_n25050_n314# 423
R a_n25050_946# 100
C a_n26034_n314#0 3.5
R a_n26034_n314# 379
C a_n27278_n82#0 3.3
R a_n27278_n82# 520
C a_n28098_n82#0 5.2
R a_n28098_n82# 748
C a_n28998_n80#0 10.5
R a_n28998_n80# 514
C a_n29890_n80#0 7.7
R a_n29890_n80# 614
