# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name: zext_load_s32_s8
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $p0
    ; CHECK-LABEL: name: zext_load_s32_s8
    ; CHECK: [[COPY:%[0-9]+]]:ptr = COPY $p0
    ; CHECK-NEXT: [[LDA_u8_ind:%[0-9]+]]:gpr0_7 = LDA_u8_ind [[COPY]] :: (load (s8), align 4)
    ; CHECK-NEXT: $r0 = COPY [[LDA_u8_ind]]
    %0:ptrregbank(p0) = COPY $p0
    %1:gprregbank(s32) = G_ZEXTLOAD %0 :: (load (s8), align 4)
    $r0 = COPY %1
...

---
name: zext_load_s32_s16
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $p0
    ; CHECK-LABEL: name: zext_load_s32_s16
    ; CHECK: [[COPY:%[0-9]+]]:ptr = COPY $p0
    ; CHECK-NEXT: [[LDA_u16_ind:%[0-9]+]]:gpr0_7 = LDA_u16_ind [[COPY]] :: (load (s16), align 4)
    ; CHECK-NEXT: $r0 = COPY [[LDA_u16_ind]]
    %0:ptrregbank(p0) = COPY $p0
    %1:gprregbank(s32) = G_ZEXTLOAD %0 :: (load (s16), align 4)
    $r0 = COPY %1
...
