Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 26 10:37:13 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: on_off_switch (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/CALIBRATION_TIMER/INTERRUPTION_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/alarm_blinkFlag_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/p_CURRENT_STATE_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/p_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/p_CURRENT_STATE_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: xadc/design_1_i/xadc_wiz_0/U0/DRDY (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.207       -1.505                      9                  812        0.054        0.000                      0                  812        3.500        0.000                       0                   376  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.207       -1.505                      9                  812        0.054        0.000                      0                  812        3.500        0.000                       0                   376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.207ns,  Total Violation       -1.505ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 3.470ns (45.174%)  route 4.211ns (54.826%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.496    13.692    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X88Y104        FDSE                                         r  uut/p_WARNING_TEMP_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X88Y104        FDSE                                         r  uut/p_WARNING_TEMP_reg[7]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X88Y104        FDSE (Setup_fdse_C_S)       -0.429    13.485    uut/p_WARNING_TEMP_reg[7]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 3.470ns (45.174%)  route 4.211ns (54.826%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.496    13.692    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X88Y104        FDRE                                         r  uut/p_WARNING_TEMP_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X88Y104        FDRE                                         r  uut/p_WARNING_TEMP_reg[8]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X88Y104        FDRE (Setup_fdre_C_R)       -0.429    13.485    uut/p_WARNING_TEMP_reg[8]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 3.470ns (45.200%)  route 4.207ns (54.800%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.492    13.688    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X89Y104        FDSE                                         r  uut/p_WARNING_TEMP_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X89Y104        FDSE                                         r  uut/p_WARNING_TEMP_reg[2]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X89Y104        FDSE (Setup_fdse_C_S)       -0.429    13.485    uut/p_WARNING_TEMP_reg[2]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 3.470ns (45.200%)  route 4.207ns (54.800%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.492    13.688    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X89Y104        FDSE                                         r  uut/p_WARNING_TEMP_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X89Y104        FDSE                                         r  uut/p_WARNING_TEMP_reg[3]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X89Y104        FDSE (Setup_fdse_C_S)       -0.429    13.485    uut/p_WARNING_TEMP_reg[3]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 3.470ns (46.046%)  route 4.066ns (53.954%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.351    13.547    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[1]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X86Y105        FDSE (Setup_fdse_C_S)       -0.524    13.390    uut/p_WARNING_TEMP_reg[1]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 3.470ns (46.046%)  route 4.066ns (53.954%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.351    13.547    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[4]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X86Y105        FDSE (Setup_fdse_C_S)       -0.524    13.390    uut/p_WARNING_TEMP_reg[4]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 3.470ns (46.046%)  route 4.066ns (53.954%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.351    13.547    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[5]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X86Y105        FDSE (Setup_fdse_C_S)       -0.524    13.390    uut/p_WARNING_TEMP_reg[5]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 3.470ns (46.046%)  route 4.066ns (53.954%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.351    13.547    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X86Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[6]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X86Y105        FDSE (Setup_fdse_C_S)       -0.524    13.390    uut/p_WARNING_TEMP_reg[6]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 3.470ns (46.046%)  route 4.066ns (53.954%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.217    10.843    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X88Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.967 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_1/O
                         net (fo=9, routed)           0.804    11.771    uut/CALIBRATION_TIMER/avg_temp[6]
    SLICE_X86Y103        LUT4 (Prop_lut4_I2_O)        0.124    11.895 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.895    uut/CALIBRATION_TIMER_n_34
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.271 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.525 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.304    12.829    uut/p_WARNING_TEMP0
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.367    13.196 r  uut/p_WARNING_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.351    13.547    uut/p_WARNING_TEMP[8]_i_1_n_0
    SLICE_X87Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.720    13.508    uut/clk_IBUF_BUFG
    SLICE_X87Y105        FDSE                                         r  uut/p_WARNING_TEMP_reg[0]/C
                         clock pessimism              0.441    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X87Y105        FDSE (Setup_fdse_C_S)       -0.429    13.485    uut/p_WARNING_TEMP_reg[0]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 uut/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 3.519ns (47.385%)  route 3.907ns (52.615%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.913     6.011    uut/clk_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  uut/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     6.467 r  uut/counter_reg[6]/Q
                         net (fo=2, routed)           0.411     6.878    uut/counter_reg[6]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.552 r  uut/avg_temp_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.552    uut/avg_temp_reg[5]_i_17_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  uut/avg_temp_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.666    uut/avg_temp_reg[5]_i_16_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  uut/avg_temp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.780    uut/avg_temp_reg[5]_i_15_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  uut/avg_temp_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.955     9.048    uut/CALIBRATION_TIMER/counter_reg[20]_0[1]
    SLICE_X89Y108        LUT6 (Prop_lut6_I2_O)        0.306     9.354 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_13/O
                         net (fo=1, routed)           0.416     9.771    uut/CALIBRATION_TIMER/avg_temp[5]_i_13_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.895 r  uut/CALIBRATION_TIMER/avg_temp[5]_i_4/O
                         net (fo=7, routed)           0.608    10.502    uut/CALIBRATION_TIMER/avg_temp[5]_i_4_n_0
    SLICE_X88Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  uut/CALIBRATION_TIMER/avg_temp[7]_i_2/O
                         net (fo=13, routed)          0.664    11.290    uut/CALIBRATION_TIMER/avg_temp[7]_i_2_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.414 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_4/O
                         net (fo=1, routed)           0.190    11.604    uut/CALIBRATION_TIMER_n_33
    SLICE_X87Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.130 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.130    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.401 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=1, routed)           0.311    12.713    uut/p_DANGER_TEMP0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.373    13.086 r  uut/p_DANGER_TEMP[8]_i_1/O
                         net (fo=9, routed)           0.352    13.437    uut/p_DANGER_TEMP[8]_i_1_n_0
    SLICE_X88Y108        FDSE                                         r  uut/p_DANGER_TEMP_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.719    13.507    uut/clk_IBUF_BUFG
    SLICE_X88Y108        FDSE                                         r  uut/p_DANGER_TEMP_reg[0]/C
                         clock pessimism              0.441    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X88Y108        FDSE (Setup_fdse_C_S)       -0.429    13.484    uut/p_DANGER_TEMP_reg[0]
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  0.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.607     1.717    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y99         FDRE                                         r  pwm_red/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  pwm_red/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.975    pwm_red/count_reg[12]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.172 r  pwm_red/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.173    pwm_red/count_reg[12]_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.227 r  pwm_red/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.227    pwm_red/count_reg[16]_i_1_n_7
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.963     2.330    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[16]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105     2.173    pwm_red/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_green/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_green/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     1.694    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  pwm_green/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  pwm_green/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.952    pwm_green/count_reg[16]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.149 r  pwm_green/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.150    pwm_green/count_reg[16]_i_1__0_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.204 r  pwm_green/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.204    pwm_green/count_reg[20]_i_1__0_n_7
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.939     2.306    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[20]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     2.149    pwm_green/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_blue/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_blue/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     1.694    pwm_blue/clk_IBUF_BUFG
    SLICE_X82Y98         FDRE                                         r  pwm_blue/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.164     1.858 r  pwm_blue/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.984    pwm_blue/count_reg[6]
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.140 r  pwm_blue/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.140    pwm_blue/count_reg[4]_i_1__1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.180 r  pwm_blue/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.180    pwm_blue/count_reg[8]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.233 r  pwm_blue/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.233    pwm_blue/count_reg[12]_i_1__1_n_7
    SLICE_X82Y100        FDRE                                         r  pwm_blue/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.939     2.306    pwm_blue/clk_IBUF_BUFG
    SLICE_X82Y100        FDRE                                         r  pwm_blue/count_reg[12]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.134     2.178    pwm_blue/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.607     1.717    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y99         FDRE                                         r  pwm_red/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  pwm_red/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.975    pwm_red/count_reg[12]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.172 r  pwm_red/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.173    pwm_red/count_reg[12]_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.238 r  pwm_red/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.238    pwm_red/count_reg[16]_i_1_n_5
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.963     2.330    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[18]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105     2.173    pwm_red/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pwm_green/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_green/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     1.694    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  pwm_green/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  pwm_green/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.952    pwm_green/count_reg[16]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.149 r  pwm_green/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.150    pwm_green/count_reg[16]_i_1__0_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.215 r  pwm_green/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.215    pwm_green/count_reg[20]_i_1__0_n_5
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.939     2.306    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[22]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     2.149    pwm_green/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pwm_blue/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_blue/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     1.694    pwm_blue/clk_IBUF_BUFG
    SLICE_X82Y98         FDRE                                         r  pwm_blue/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.164     1.858 r  pwm_blue/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.984    pwm_blue/count_reg[6]
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.140 r  pwm_blue/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.140    pwm_blue/count_reg[4]_i_1__1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.180 r  pwm_blue/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.180    pwm_blue/count_reg[8]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.246 r  pwm_blue/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.246    pwm_blue/count_reg[12]_i_1__1_n_5
    SLICE_X82Y100        FDRE                                         r  pwm_blue/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.939     2.306    pwm_blue/clk_IBUF_BUFG
    SLICE_X82Y100        FDRE                                         r  pwm_blue/count_reg[14]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.134     2.178    pwm_blue/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.607     1.717    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y99         FDRE                                         r  pwm_red/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  pwm_red/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.975    pwm_red/count_reg[12]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.172 r  pwm_red/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.173    pwm_red/count_reg[12]_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.263 r  pwm_red/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.263    pwm_red/count_reg[16]_i_1_n_6
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.963     2.330    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[17]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105     2.173    pwm_red/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pwm_red/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.607     1.717    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y99         FDRE                                         r  pwm_red/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  pwm_red/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.975    pwm_red/count_reg[12]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.172 r  pwm_red/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.173    pwm_red/count_reg[12]_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.263 r  pwm_red/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.263    pwm_red/count_reg[16]_i_1_n_4
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.963     2.330    pwm_red/clk_IBUF_BUFG
    SLICE_X93Y100        FDRE                                         r  pwm_red/count_reg[19]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105     2.173    pwm_red/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pwm_green/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_green/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     1.694    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  pwm_green/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  pwm_green/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.952    pwm_green/count_reg[16]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.149 r  pwm_green/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.150    pwm_green/count_reg[16]_i_1__0_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.240 r  pwm_green/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.240    pwm_green/count_reg[20]_i_1__0_n_6
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.939     2.306    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[21]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     2.149    pwm_green/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pwm_green/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_green/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     1.694    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  pwm_green/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  pwm_green/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.952    pwm_green/count_reg[16]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.149 r  pwm_green/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.150    pwm_green/count_reg[16]_i_1__0_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.240 r  pwm_green/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.240    pwm_green/count_reg[20]_i_1__0_n_4
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.939     2.306    pwm_green/clk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  pwm_green/count_reg[23]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     2.149    pwm_green/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       xadc/design_1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y101   pwm_blue/count_reg[17]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y101   pwm_blue/count_reg[18]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y101   pwm_blue/count_reg[19]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y97    pwm_blue/count_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y102   pwm_blue/count_reg[20]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y102   pwm_blue/count_reg[21]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y102   pwm_blue/count_reg[22]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y102   pwm_blue/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X93Y92    DISABLE_ALARM_debounce/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X88Y91    uut/ALARM_OFF_TIMER/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X92Y91    DISABLE_ALARM_debounce/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X92Y91    DISABLE_ALARM_debounce/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X88Y91    uut/ALARM_OFF_TIMER/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X88Y91    uut/ALARM_OFF_TIMER/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X88Y91    uut/ALARM_OFF_TIMER/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X92Y91    DISABLE_ALARM_debounce/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X92Y91    DISABLE_ALARM_debounce/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X92Y92    DISABLE_ALARM_debounce/count_reg[5]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y101   pwm_blue/count_reg[17]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y101   pwm_blue/count_reg[18]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y101   pwm_blue/count_reg[19]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y97    pwm_blue/count_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y102   pwm_blue/count_reg[20]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y102   pwm_blue/count_reg[21]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y102   pwm_blue/count_reg[22]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y102   pwm_blue/count_reg[23]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y103   pwm_blue/count_reg[24]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y103   pwm_blue/count_reg[25]/C



