-Info: /opt/module-fuzz/rewiring/quick_test_run/cycle_0000/tb_top.sv:27: $dumpvar ignored, as Verilated without --trace
CYCLE=0 IN=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 OUT=000000000000000000000000100101100001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110010000000000000000000000
CYCLE=1 IN=111010101100011101011110010010010000101111000001101111000010010001100001011100000111001001001111011111101110101010000001000001011000111100101110110011100 OUT=110001110101111011000111010011010101010001100001000110110001100011000011110100101001001101111000100011000000000100000111001101000100111100110011101100110000000
CYCLE=2 IN=110011110000101110010000111111100110001000111000101010011011111010110111111110011101101110010101000010100111111111110010011001010101001001001111010110110 OUT=000010110000101111001111011100010111000000000000000001111111110100010101011110111011010100010100110100000000010100010100011101110001101101010110110101010101010
CYCLE=3 IN=101011000000101100011010110100100010100011111111101100010000100100101001111110011100000101101111110001100101011111100010110001010100110100111110111100001 OUT=000010110001101000001011011100010111000100101000010010000100101000000100111110000001000101111001100011000000100000101100001111111110111100111100001110111010101
CYCLE=4 IN=010101101111101010011101111011100011010110100000111110100101101000011001000111011111111010110001011111001101010110101011010101101111110111100100100010010 OUT=111110101001110101010110010011010101011000011000100001001000010100100011101010100101000001011011101011000000010001011000001111111110000100100010001000100101010
TB_SIM_OK cycles=5
- /opt/module-fuzz/rewiring/quick_test_run/cycle_0000/tb_top.sv:54: Verilog $finish
CYCLE=5 IN=100011111010001011001111001011010000110111000010100011110010101101101000100001000010111001110100111001111000001001011001011000110011011010100110101011000 OUT=101000101100111110001111010011010111000110110101101101011011010000001000110000001001011000101101111000000000000101100010001010001001011100101011001010101000000
- S i m u l a t i o n   R e p o r t: Verilator 5.039 devel
- Verilator: $finish at 12ns; walltime 0.001 s; speed 10.945 us/s
- Verilator: cpu 0.001 s on 1 threads; alloced 126 MB
