// Seed: 2539594138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3,
    output tri1 id_4,
    output logic id_5,
    input wand id_6,
    output supply0 id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    input tri0 id_11,
    output wor id_12,
    output tri1 id_13,
    input tri0 id_14,
    output logic id_15,
    input tri1 id_16,
    input uwire id_17,
    input logic id_18
);
  wire id_20;
  wire id_21;
  initial begin
    id_15 <= 1 != 1'b0;
    if (id_1) begin
      $display(1);
    end
    if (id_2) id_5 <= id_18;
    else begin
      id_5 <= "";
    end
  end
  wire id_22;
  wire id_23;
  wire id_24, id_25;
  module_0(
      id_21, id_21, id_25, id_22, id_23
  );
endmodule
