# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/ipshared/4868" \
"../../../../plugsin_PL.ip_user_files/bd/PLL_phase/ip/PLL_phase_xlconcat_0_0/sim/PLL_phase_xlconcat_0_0.v" \
"../../../../plugsin_PL.ip_user_files/bd/PLL_phase/ip/PLL_phase_clk_wiz_0_0/PLL_phase_clk_wiz_0_0_clk_wiz.v" \
"../../../../plugsin_PL.ip_user_files/bd/PLL_phase/ip/PLL_phase_clk_wiz_0_0/PLL_phase_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
