
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.56

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency cosine_out[0]$_DFFE_PN0P_/CLK ^
  -0.26 target latency cosine_out[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.33    1.05    1.26 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net52 (net)
                  0.33    0.01    1.26 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.28    0.18    0.24    1.50 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.18    0.00    1.51 ^ valid_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.06    0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ valid_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.24    0.51   library removal time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.17    0.17    0.37 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net2 (net)
                  0.18    0.03    0.39 v valid_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.06    0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ valid_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.02    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sine_out[9]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.33    1.05    1.26 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net52 (net)
                  0.33    0.01    1.26 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.28    0.18    0.24    1.50 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.19    0.01    1.52 ^ sine_out[9]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.12   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00   10.26 ^ sine_out[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.26   clock reconvergence pessimism
                          0.10   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: phase_in[4] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v phase_in[4] (in)
                                         phase_in[4] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    0.96 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.23    0.00    0.96 v _262_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.14    0.24    0.47    1.42 v _262_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _219_ (net)
                  0.25    0.02    1.44 v _265_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.08    0.44    0.30    1.74 ^ _265_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _222_ (net)
                  0.44    0.00    1.74 ^ _291_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    10    0.14    0.32    0.24    1.99 v _291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _042_ (net)
                  0.32    0.01    1.99 v _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.20    0.37    2.36 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.20    0.00    2.36 v _326_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.30    0.17    2.54 ^ _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _002_ (net)
                  0.30    0.00    2.54 ^ cosine_out[11]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.06    0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ cosine_out[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.16   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sine_out[9]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.33    1.05    1.26 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net52 (net)
                  0.33    0.01    1.26 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.28    0.18    0.24    1.50 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.19    0.01    1.52 ^ sine_out[9]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.12   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00   10.26 ^ sine_out[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.26   clock reconvergence pessimism
                          0.10   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: phase_in[4] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v phase_in[4] (in)
                                         phase_in[4] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    0.96 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.23    0.00    0.96 v _262_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.14    0.24    0.47    1.42 v _262_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _219_ (net)
                  0.25    0.02    1.44 v _265_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.08    0.44    0.30    1.74 ^ _265_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _222_ (net)
                  0.44    0.00    1.74 ^ _291_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    10    0.14    0.32    0.24    1.99 v _291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _042_ (net)
                  0.32    0.01    1.99 v _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.20    0.37    2.36 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.20    0.00    2.36 v _326_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.30    0.17    2.54 ^ _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _002_ (net)
                  0.30    0.00    2.54 ^ cosine_out[11]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.06    0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ cosine_out[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.16   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.0669312477111816

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7382

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.23980171978473663

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8895

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cosine_out[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cosine_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.26 ^ cosine_out[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.59    0.85 ^ cosine_out[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.09    0.94 v _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.22    1.16 ^ _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    1.16 ^ cosine_out[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.16   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.26 ^ cosine_out[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.26   clock reconvergence pessimism
  -0.18   10.09   library setup time
          10.09   data required time
---------------------------------------------------------
          10.09   data required time
          -1.16   data arrival time
---------------------------------------------------------
           8.92   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cosine_out[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.26 ^ cosine_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.47    0.73 v cosine_out[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    0.82 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.87 v _284_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.87 v cosine_out[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.87   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.26 ^ cosine_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.26   clock reconvergence pessimism
   0.05    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.87   data arrival time
---------------------------------------------------------
           0.56   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2619

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2611

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.5369

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.5616

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
298.064567

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.02e-03   6.13e-04   1.41e-08   3.63e-03  31.5%
Combinational          3.31e-03   1.54e-03   7.03e-08   4.86e-03  42.1%
Clock                  2.11e-03   9.42e-04   1.10e-06   3.05e-03  26.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.44e-03   3.10e-03   1.18e-06   1.15e-02 100.0%
                          73.1%      26.8%       0.0%
