arch                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	313dc5e     	success   	     	741                	847                  	383                 	247                   	8           	8            	41     	99    	106        	1           	0       	3728                 	3.29038       	-694.532            	-3.29038            	38            	3663             	28                                    	3303                       	21                               	3.85921            	-802.485 	-3.85921 	0       	0       	0.262701 	0.61013   	1.04196                  	0.168362            	-1         	-1          	-1         
