#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Sep 14 10:25:53 2023
# Process ID: 7383
# Current directory: /home/markus/uni/digital_hardware_design/lecture4
# Command line: vivado
# Log file: /home/markus/uni/digital_hardware_design/lecture4/vivado.log
# Journal file: /home/markus/uni/digital_hardware_design/lecture4/vivado.jou
# Running On: mltop, OS: Linux, CPU Frequency: 3601.313 MHz, CPU Physical cores: 4, Host memory: 16639 MB
#-----------------------------------------------------------
start_gui
create_project exercise2 /home/markus/uni/digital_hardware_design/lecture4/exercise2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:cmod_a7-35t:part0:1.2 [current_project]
file mkdir /home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.srcs/sources_1/new/top.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED[3]} {LED[2]} {LED[1]} {LED[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D]]
set_property PULLTYPE PULLDOWN [get_ports [list CLK]]
set_property PULLTYPE PULLDOWN [get_ports [list D]]
place_ports CLK A18
place_ports D B18
set_property PULLTYPE NONE [get_ports [list CLK]]
set_property PULLTYPE NONE [get_ports [list D]]
set_property package_pin "" [get_ports [list  {LED[3]}]]
place_ports {LED[0]} A17
place_ports {LED[1]} C16
place_ports {LED[2]} C17
place_ports {LED[3]} B16
file mkdir /home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.srcs/constrs_1/new
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
close_design
open_run synth_1 -name synth_1
place_ports clk A18
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
save_constraints
set_property PULLTYPE PULLDOWN [get_ports [list clk]]
set_property PULLTYPE NONE [get_ports [list clk]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise2/exercise2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run impl_1
close_design
close_design
close_project
create_project exercise3 /home/markus/uni/digital_hardware_design/lecture4/exercise3 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:cmod_a7-35t:part0:1.2 [current_project]
file mkdir /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/sources_1/new/top.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/sources_1/new/top.vhd
file mkdir /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/constrs_1/new
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/constrs_1/new/constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {inp[3]} {inp[2]} {inp[1]} {inp[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {outp[3]} {outp[2]} {outp[1]} {outp[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list RE]]
set_property IOSTANDARD LVCMOS33 [get_ports [list WE]]
set_property target_constrs_file /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
undo
set_property package_pin "" [get_ports [list  {inp[3]}]]
place_ports {inp[0]} G17
place_ports {inp[1]} G19
place_ports {inp[2]} N18
place_ports {inp[3]} L18
place_ports {outp[0]} A17
place_ports {outp[1]} C16
place_ports {outp[2]} C17
place_ports {outp[3]} B16
place_ports RE A18
place_ports WE B18
set_property target_constrs_file /home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PULLTYPE PULLDOWN [get_ports [list {inp[3]} {inp[2]} {inp[1]} {inp[0]}]]
refresh_design
set_property PULLTYPE PULLDOWN [get_ports [list {inp[3]} {inp[2]} {inp[1]} {inp[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise3/exercise3.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
close_project
create_project exercise5 /home/markus/uni/digital_hardware_design/lecture4/exercise5 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:cmod_a7-35t:part0:1.2 [current_project]
file mkdir /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/reg_4.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/reg_4.vhd
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/top.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/top.vhd
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/adder_4.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/adder_4.vhd
file mkdir /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/constrs_1/new
close [ open /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/constrs_1/new/constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/reg_4.vhd] -no_script -reset -force -quiet
remove_files  /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/reg_4.vhd
add_files -norecurse /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/reg_5.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
add_files -norecurse {/home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/full_adder.vhd /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/new/half_adder.vhd}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
delete_bd_objs [get_bd_cells c_addsub_0]
export_ip_user_files -of_objects  [get_files /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/sources_1/bd/design_1
file delete -force /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.gen/sources_1/bd/design_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD {} [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {outp[4]} {outp[3]} {outp[2]} {outp[1]} {outp[0]}]]
set_property PULLTYPE PULLDOWN [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property PULLTYPE PULLDOWN [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
place_ports {A[0]} G17
place_ports {A[1]} G19
place_ports {A[2]} N18
place_ports {A[3]} L18
place_ports {B[0]} H17
place_ports {B[1]} H19
place_ports {B[2]} U8
place_ports {B[2]} K18
place_ports {B[3]} U8
place_ports {B[3]} V8
place_ports Cin U8
place_ports RE A18
place_ports WE B18
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list RE]]
set_property IOSTANDARD LVCMOS33 [get_ports [list WE]]
set_property target_constrs_file /home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
set_property PULLTYPE PULLDOWN [get_ports [list Cin]]
place_ports {outp[0]} A17
place_ports {outp[0]} M3
place_ports {outp[1]} L3
place_ports {outp[2]} A16
place_ports {outp[3]} K3
place_ports {outp[4]} C15
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
place_ports Cin W7
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture4/exercise5/exercise5.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
close_design
close_project
