---
title: 'Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment'

# Authors
# If you created a profile for a user (e.g. the default `admin` user), write the username (folder name) here
# and it will be replaced with their full name and linked to their profile.
authors:
  - admin
  - Haisheng Zheng
  - Yuan Pu
  - Bei Yu

# # Author notes (optional)
# author_notes:
#   - 'Equal contribution'
#   - 'Equal contribution'

date: '2025-01-23T03:44:00Z'
doi: ''

# Publication type.
# Accepts a single type but formatted as a YAML list (for Hugo requirements).
# Enter a publication type from the CSL standard.
publication_types: ['paper-conference']

# Publication name and optional abbreviated publication name.
publication: The Thirteenth International Conference on Learning Representations (**ICLR 2025**)
publication_short: The Thirteenth International Conference on Learning Representations (**ICLR 2025**)

abstract: 

tags:
  - Multi-Modality
  - Design Automation

# Display this page in the Featured widget?
featured: true

url_pdf: 'paper/ICLR25-MGVGA.pdf'
url_code: 'https://github.com/wuhy68/MGVGA'
url_dataset: ''
url_poster: ''
url_project: ''
url_slides: ''
url_source: ''
url_video: ''
---