Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 15:26:35 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_pipeline_with_grayscale_control_sets_placed.rpt
| Design       : top_pipeline_with_grayscale
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |             265 |           88 |
| No           | Yes                   | No                     |              19 |            9 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |             317 |          104 |
| Yes          | Yes                   | No                     |             162 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | tx_inst/tx_i_1_n_0                               | rst_IBUF                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | blur_inst/FSM_onehot_startup_state[3]_i_1_n_0    | rst_IBUF                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                  |                                 |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG | resizer_inst/state_reg_8                         | rst_IBUF                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | diffamp_inst/write_signal_reg_8                  | rst_IBUF                        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | rx_inst/rx_byte_valid_reg_8                      | rst_IBUF                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | assembler1/pixel_valid                           | rst_IBUF                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | tx_inst/busy_reg_reg_2                           | rst_IBUF                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | gray_inst/write_signal_reg_9                     | rst_IBUF                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | blur_inst/state_reg_8                            | rst_IBUF                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | assembler2/b0                                    | rst_IBUF                        |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | blur_inst/data_out[7]_i_1_n_0                    | rst_IBUF                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rx_inst/rx_byte[7]_i_1_n_0                       |                                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | gray_inst/write_signal_reg_0                     | rst_IBUF                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | assembler1/b1                                    | rst_IBUF                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | assembler1/b0                                    | rst_IBUF                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | tx_inst/E[0]                                     | rst_IBUF                        |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | assembler2/pixel_valid                           | rst_IBUF                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | assembler2/b1                                    | rst_IBUF                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | splitter_inst/FSM_sequential_state[1]_i_1__2_n_0 | rst_IBUF                        |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | tx_inst/shift_reg[8]_i_1_n_0                     | rst_IBUF                        |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG | rx_inst/baud_cnt                                 | rst_IBUF                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | tx_inst/baud_cnt[15]_i_1__0_n_0                  | rst_IBUF                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | tx_inst/tx_led_cnt_reg[2]                        | tx_inst/busy_reg_reg_8          |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | blur_led_cnt[22]_i_2_n_0                         | blur_inst/state_reg_7           |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | diffamp_led_cnt[22]_i_2_n_0                      | diffamp_inst/write_signal_reg_7 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | rx_led_cnt[22]_i_2_n_0                           | rx_inst/rx_byte_valid_reg_7     |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | resizer_led_cnt[22]_i_2_n_0                      | resizer_inst/state_reg_7        |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | splitter_inst/pixel_reg                          | rst_IBUF                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | gray_led_cnt[22]_i_2_n_0                         | gray_inst/write_signal_reg_8    |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | assembler1/pixel_out[23]_i_1_n_0                 | rst_IBUF                        |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | resizer_inst/data_out[23]_i_1_n_0                | rst_IBUF                        |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | assembler2/pixel_out[23]_i_1__0_n_0              | rst_IBUF                        |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | fifo3/bram_inst/E[0]                             | rst_IBUF                        |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG | assembler1/sel                                   | rst_IBUF                        |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG | assembler2/sel                                   | rst_IBUF                        |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | diffamp_inst/diffamp_busy                        | rst_IBUF                        |               14 |             40 |         2.86 |
|  clk_IBUF_BUFG |                                                  | rst_IBUF                        |               97 |            284 |         2.93 |
+----------------+--------------------------------------------------+---------------------------------+------------------+----------------+--------------+


