# Reading pref.tcl
# do superEncriptador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/FPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/OP-ProjectII/superEncriptador4k {C:/OP-ProjectII/superEncriptador4k/dStage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:06:14 on Oct 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/OP-ProjectII/superEncriptador4k" C:/OP-ProjectII/superEncriptador4k/dStage.sv 
# -- Compiling module dStage
# 
# Top level modules:
# 	dStage
# End time: 19:06:14 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/OP-ProjectII/superEncriptador4k {C:/OP-ProjectII/superEncriptador4k/dRegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:06:15 on Oct 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/OP-ProjectII/superEncriptador4k" C:/OP-ProjectII/superEncriptador4k/dRegisterFile.sv 
# -- Compiling module dRegisterFile
# 
# Top level modules:
# 	dRegisterFile
# End time: 19:06:15 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/OP-ProjectII/superEncriptador4k {C:/OP-ProjectII/superEncriptador4k/dPipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:06:15 on Oct 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/OP-ProjectII/superEncriptador4k" C:/OP-ProjectII/superEncriptador4k/dPipe.sv 
# -- Compiling module dPipe
# 
# Top level modules:
# 	dPipe
# End time: 19:06:15 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/OP-ProjectII/superEncriptador4k {C:/OP-ProjectII/superEncriptador4k/tbDecoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:06:15 on Oct 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/OP-ProjectII/superEncriptador4k" C:/OP-ProjectII/superEncriptador4k/tbDecoder.sv 
# -- Compiling module tbDecoder
# 
# Top level modules:
# 	tbDecoder
# End time: 19:06:15 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.tbDecoder
# vsim rtl_work.tbDecoder 
# Start time: 19:06:21 on Oct 10,2021
# Loading sv_std.std
# Loading rtl_work.tbDecoder
# Loading rtl_work.dStage
# Loading rtl_work.dRegisterFile
# Loading rtl_work.dPipe
add wave -position insertpoint  \
sim:/tbDecoder/clk \
sim:/tbDecoder/rst \
sim:/tbDecoder/next_pc_i \
sim:/tbDecoder/next_pc_p \
sim:/tbDecoder/we3 \
sim:/tbDecoder/instr_i \
sim:/tbDecoder/wa3 \
sim:/tbDecoder/wd3 \
sim:/tbDecoder/next_pc_o \
sim:/tbDecoder/funct4_o \
sim:/tbDecoder/funct4_p \
sim:/tbDecoder/rs_o \
sim:/tbDecoder/rt_o \
sim:/tbDecoder/rs_p \
sim:/tbDecoder/rt_p
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luisarturom  Hostname: MININT-JFHCT81  ProcessID: 7420
#           Attempting to use alternate WLF file "./wlftnk9f5w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnk9f5w
run
add wave -position insertpoint  \
sim:/tbDecoder/dut/ra1 \
sim:/tbDecoder/dut/ra2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
