{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671022318620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671022318631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 20:51:58 2022 " "Processing started: Wed Dec 14 20:51:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671022318631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671022318631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off send -c send " "Command: quartus_map --read_settings_files=on --write_settings_files=off send -c send" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671022318632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671022319333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671022319333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send-arch " "Found design unit 1: send-arch" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671022328840 ""} { "Info" "ISGN_ENTITY_NAME" "1 send " "Found entity 1: send" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671022328840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671022328840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "send " "Elaborating entity \"send\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671022328894 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_temp send.vhd(30) " "VHDL Process Statement warning at send.vhd(30): signal \"key_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671022328898 "|send"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_temp send.vhd(82) " "VHDL Process Statement warning at send.vhd(82): signal \"key_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671022328900 "|send"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 send.vhd(82) " "VHDL Process Statement warning at send.vhd(82): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671022328900 "|send"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in send.vhd(83) " "VHDL Process Statement warning at send.vhd(83): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671022328900 "|send"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[0\] x_data\[0\]~_emulated x_data\[0\]~1 " "Register \"x_data\[0\]\" is converted into an equivalent circuit using register \"x_data\[0\]~_emulated\" and latch \"x_data\[0\]~1\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[1\] x_data\[1\]~_emulated x_data\[1\]~5 " "Register \"x_data\[1\]\" is converted into an equivalent circuit using register \"x_data\[1\]~_emulated\" and latch \"x_data\[1\]~5\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[2\] x_data\[2\]~_emulated x_data\[2\]~9 " "Register \"x_data\[2\]\" is converted into an equivalent circuit using register \"x_data\[2\]~_emulated\" and latch \"x_data\[2\]~9\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[3\] x_data\[3\]~_emulated x_data\[3\]~13 " "Register \"x_data\[3\]\" is converted into an equivalent circuit using register \"x_data\[3\]~_emulated\" and latch \"x_data\[3\]~13\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[4\] x_data\[4\]~_emulated x_data\[4\]~17 " "Register \"x_data\[4\]\" is converted into an equivalent circuit using register \"x_data\[4\]~_emulated\" and latch \"x_data\[4\]~17\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[5\] x_data\[5\]~_emulated x_data\[5\]~21 " "Register \"x_data\[5\]\" is converted into an equivalent circuit using register \"x_data\[5\]~_emulated\" and latch \"x_data\[5\]~21\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[6\] x_data\[6\]~_emulated x_data\[6\]~25 " "Register \"x_data\[6\]\" is converted into an equivalent circuit using register \"x_data\[6\]~_emulated\" and latch \"x_data\[6\]~25\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "x_data\[7\] x_data\[7\]~_emulated x_data\[7\]~29 " "Register \"x_data\[7\]\" is converted into an equivalent circuit using register \"x_data\[7\]~_emulated\" and latch \"x_data\[7\]~29\"" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/car(3)/send.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671022329329 "|send|x_data[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1671022329329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671022329398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671022329926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671022329926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671022330055 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671022330055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671022330055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671022330055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671022330070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 20:52:10 2022 " "Processing ended: Wed Dec 14 20:52:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671022330070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671022330070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671022330070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671022330070 ""}
