

================================================================
== Vivado HLS Report for 'kernel_seidel_2d_optimized'
================================================================
* Date:           Fri Aug 31 21:59:54 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.531|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  4362617321|  4362617321|  4362617321|  4362617321|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_int_57_div9_fu_206  |int_57_div9  |   86|   86|   86|   86|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                 |         Latency         | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  4362617320|  4362617320|  218130866|          -|          -|    20|    no    |
        | + Loop 1.1      |   218130864|   218130864|     218568|          -|          -|   998|    no    |
        |  ++ Loop 1.1.1  |      218562|      218562|        219|          -|          -|   998|    no    |
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 140
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	3  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tsteps) nounwind, !map !196"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !202"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %A) nounwind, !map !206"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @kernel_seidel_2d_opt) nounwind"   --->   Operation 144 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.06ns)   --->   "br label %.loopexit" [seidel-2d.cpp:292]   --->   Operation 145 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%t = phi i5 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 146 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.11ns)   --->   "%exitcond2 = icmp eq i5 %t, -12" [seidel-2d.cpp:292]   --->   Operation 147 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 148 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.33ns)   --->   "%t_1 = add i5 %t, 1" [seidel-2d.cpp:292]   --->   Operation 149 'add' 't_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [seidel-2d.cpp:292]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.06ns)   --->   "br label %.preheader3" [seidel-2d.cpp:293]   --->   Operation 151 'br' <Predicate = (!exitcond2)> <Delay = 1.06>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [seidel-2d.cpp:300]   --->   Operation 152 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %.preheader3.loopexit ], [ 1, %.preheader3.preheader ]"   --->   Operation 153 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i, -25" [seidel-2d.cpp:293]   --->   Operation 154 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 155 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [seidel-2d.cpp:293]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.41ns)   --->   "%tmp = add i10 %i, -1" [seidel-2d.cpp:295]   --->   Operation 157 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (1.41ns)   --->   "%i_1 = add i10 %i, 1" [seidel-2d.cpp:295]   --->   Operation 158 'add' 'i_1' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 159 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp to i20" [seidel-2d.cpp:295]   --->   Operation 160 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [4/4] (1.82ns)   --->   "%tmp_s = mul i20 %tmp_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 161 'mul' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i10 %i to i20" [seidel-2d.cpp:295]   --->   Operation 162 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [4/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 163 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %i_1 to i20" [seidel-2d.cpp:295]   --->   Operation 164 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [4/4] (1.82ns)   --->   "%tmp_4 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 165 'mul' 'tmp_4' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 166 [3/4] (1.82ns)   --->   "%tmp_s = mul i20 %tmp_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 166 'mul' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [3/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 167 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [3/4] (1.82ns)   --->   "%tmp_4 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 168 'mul' 'tmp_4' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 169 [2/4] (1.82ns)   --->   "%tmp_s = mul i20 %tmp_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 169 'mul' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [2/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 170 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [2/4] (1.82ns)   --->   "%tmp_4 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 171 'mul' 'tmp_4' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 172 [1/4] (0.00ns)   --->   "%tmp_s = mul i20 %tmp_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 172 'mul' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/4] (0.00ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 173 'mul' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 174 [1/4] (0.00ns)   --->   "%tmp_4 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:295]   --->   Operation 174 'mul' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 175 [1/1] (1.06ns)   --->   "br label %.preheader" [seidel-2d.cpp:294]   --->   Operation 175 'br' <Predicate = true> <Delay = 1.06>

State 8 <SV = 7> <Delay = 1.41>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %1 ], [ 1, %.preheader.preheader ]"   --->   Operation 176 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j, -25" [seidel-2d.cpp:294]   --->   Operation 177 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 178 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [seidel-2d.cpp:294]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.41ns)   --->   "%tmp_5 = add i10 -1, %j" [seidel-2d.cpp:295]   --->   Operation 180 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 181 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.56>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %tmp_5 to i20" [seidel-2d.cpp:295]   --->   Operation 182 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (1.56ns)   --->   "%tmp_6 = add i20 %tmp_6_cast, %tmp_s" [seidel-2d.cpp:295]   --->   Operation 183 'add' 'tmp_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %j to i20" [seidel-2d.cpp:295]   --->   Operation 184 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (1.56ns)   --->   "%tmp_14 = add i20 %tmp_7_cast, %tmp_s" [seidel-2d.cpp:295]   --->   Operation 185 'add' 'tmp_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i20 %tmp_6 to i64" [seidel-2d.cpp:295]   --->   Operation 186 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_17_cast" [seidel-2d.cpp:295]   --->   Operation 187 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [4/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:295]   --->   Operation 188 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i20 %tmp_14 to i64" [seidel-2d.cpp:295]   --->   Operation 189 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_20_cast" [seidel-2d.cpp:295]   --->   Operation 190 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [4/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:295]   --->   Operation 191 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 192 [3/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:295]   --->   Operation 192 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_11 : Operation 193 [3/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:295]   --->   Operation 193 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 194 [2/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:295]   --->   Operation 194 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_12 : Operation 195 [2/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:295]   --->   Operation 195 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 196 [1/4] (1.33ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:295]   --->   Operation 196 'load' 'A_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_13 : Operation 197 [1/4] (1.33ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:295]   --->   Operation 197 'load' 'A_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 14 <SV = 13> <Delay = 2.12>
ST_14 : Operation 198 [14/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 198 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.12>
ST_15 : Operation 199 [13/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 199 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.12>
ST_16 : Operation 200 [12/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 200 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.12>
ST_17 : Operation 201 [11/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 201 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.12>
ST_18 : Operation 202 [10/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 202 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.12>
ST_19 : Operation 203 [9/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 203 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.12>
ST_20 : Operation 204 [8/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 204 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.12>
ST_21 : Operation 205 [7/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 205 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.12>
ST_22 : Operation 206 [6/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 206 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (1.41ns)   --->   "%j_1 = add i10 1, %j" [seidel-2d.cpp:295]   --->   Operation 207 'add' 'j_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.12>
ST_23 : Operation 208 [5/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 208 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i10 %j_1 to i20" [seidel-2d.cpp:295]   --->   Operation 209 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_9_cast, %tmp_s" [seidel-2d.cpp:295]   --->   Operation 210 'add' 'tmp_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.12>
ST_24 : Operation 211 [4/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 211 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i20 %tmp_17 to i64" [seidel-2d.cpp:295]   --->   Operation 212 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_23_cast" [seidel-2d.cpp:295]   --->   Operation 213 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 214 [4/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:295]   --->   Operation 214 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 25 <SV = 24> <Delay = 2.12>
ST_25 : Operation 215 [3/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 215 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 216 [3/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:295]   --->   Operation 216 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 26 <SV = 25> <Delay = 2.12>
ST_26 : Operation 217 [2/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 217 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 218 [2/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:295]   --->   Operation 218 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 27 <SV = 26> <Delay = 2.12>
ST_27 : Operation 219 [1/14] (2.12ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:295]   --->   Operation 219 'dadd' 'tmp_8' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [1/4] (1.33ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:295]   --->   Operation 220 'load' 'A_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 28 <SV = 27> <Delay = 2.12>
ST_28 : Operation 221 [14/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 221 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.12>
ST_29 : Operation 222 [13/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 222 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.12>
ST_30 : Operation 223 [12/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 223 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.12>
ST_31 : Operation 224 [11/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 224 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.12>
ST_32 : Operation 225 [10/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 225 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.12>
ST_33 : Operation 226 [9/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 226 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.12>
ST_34 : Operation 227 [8/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 227 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.12>
ST_35 : Operation 228 [7/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 228 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.12>
ST_36 : Operation 229 [6/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 229 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.12>
ST_37 : Operation 230 [1/1] (1.56ns)   --->   "%tmp_7 = add i20 %tmp_6_cast, %tmp_3" [seidel-2d.cpp:295]   --->   Operation 230 'add' 'tmp_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 231 [5/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 231 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.12>
ST_38 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i20 %tmp_7 to i64" [seidel-2d.cpp:295]   --->   Operation 232 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_18_cast" [seidel-2d.cpp:295]   --->   Operation 233 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 234 [4/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 234 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 235 [4/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:295]   --->   Operation 235 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 39 <SV = 38> <Delay = 2.12>
ST_39 : Operation 236 [3/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 236 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 237 [3/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:295]   --->   Operation 237 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 40 <SV = 39> <Delay = 2.12>
ST_40 : Operation 238 [2/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 238 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 239 [2/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:295]   --->   Operation 239 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 41 <SV = 40> <Delay = 2.12>
ST_41 : Operation 240 [1/14] (2.12ns)   --->   "%tmp_1 = fadd double %tmp_8, %A_load_2" [seidel-2d.cpp:295]   --->   Operation 240 'dadd' 'tmp_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 241 [1/4] (1.33ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:295]   --->   Operation 241 'load' 'A_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 42 <SV = 41> <Delay = 2.12>
ST_42 : Operation 242 [14/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 242 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.12>
ST_43 : Operation 243 [13/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 243 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.12>
ST_44 : Operation 244 [12/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 244 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.12>
ST_45 : Operation 245 [11/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 245 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.12>
ST_46 : Operation 246 [10/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 246 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.12>
ST_47 : Operation 247 [9/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 247 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.12>
ST_48 : Operation 248 [8/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 248 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.12>
ST_49 : Operation 249 [7/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 249 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.12>
ST_50 : Operation 250 [6/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 250 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.12>
ST_51 : Operation 251 [1/1] (1.56ns)   --->   "%tmp_9 = add i20 %tmp_6_cast, %tmp_4" [seidel-2d.cpp:295]   --->   Operation 251 'add' 'tmp_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 252 [1/1] (1.56ns)   --->   "%tmp_15 = add i20 %tmp_7_cast, %tmp_3" [seidel-2d.cpp:295]   --->   Operation 252 'add' 'tmp_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 253 [1/1] (1.56ns)   --->   "%tmp_16 = add i20 %tmp_7_cast, %tmp_4" [seidel-2d.cpp:295]   --->   Operation 253 'add' 'tmp_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 254 [1/1] (1.56ns)   --->   "%tmp_18 = add i20 %tmp_9_cast, %tmp_3" [seidel-2d.cpp:295]   --->   Operation 254 'add' 'tmp_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 255 [1/1] (1.56ns)   --->   "%tmp_19 = add i20 %tmp_9_cast, %tmp_4" [seidel-2d.cpp:295]   --->   Operation 255 'add' 'tmp_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 256 [5/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 256 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.12>
ST_52 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i20 %tmp_15 to i64" [seidel-2d.cpp:295]   --->   Operation 257 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 258 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_21_cast" [seidel-2d.cpp:295]   --->   Operation 258 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 259 [4/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 259 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [4/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:295]   --->   Operation 260 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 53 <SV = 52> <Delay = 2.12>
ST_53 : Operation 261 [3/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 261 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 262 [3/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:295]   --->   Operation 262 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 54 <SV = 53> <Delay = 2.12>
ST_54 : Operation 263 [2/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 263 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 264 [2/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:295]   --->   Operation 264 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 55 <SV = 54> <Delay = 2.12>
ST_55 : Operation 265 [1/14] (2.12ns)   --->   "%tmp_2 = fadd double %tmp_1, %A_load_3" [seidel-2d.cpp:295]   --->   Operation 265 'dadd' 'tmp_2' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 266 [1/4] (1.33ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:295]   --->   Operation 266 'load' 'A_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 56 <SV = 55> <Delay = 2.12>
ST_56 : Operation 267 [14/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 267 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.12>
ST_57 : Operation 268 [13/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 268 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.12>
ST_58 : Operation 269 [12/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 269 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.12>
ST_59 : Operation 270 [11/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 270 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.12>
ST_60 : Operation 271 [10/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 271 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.12>
ST_61 : Operation 272 [9/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 272 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.12>
ST_62 : Operation 273 [8/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 273 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.12>
ST_63 : Operation 274 [7/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 274 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.12>
ST_64 : Operation 275 [6/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 275 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.12>
ST_65 : Operation 276 [5/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 276 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.12>
ST_66 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i20 %tmp_18 to i64" [seidel-2d.cpp:295]   --->   Operation 277 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 278 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_24_cast" [seidel-2d.cpp:295]   --->   Operation 278 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 279 [4/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 279 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 280 [4/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:295]   --->   Operation 280 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 67 <SV = 66> <Delay = 2.12>
ST_67 : Operation 281 [3/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 281 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 282 [3/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:295]   --->   Operation 282 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 68 <SV = 67> <Delay = 2.12>
ST_68 : Operation 283 [2/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 283 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 284 [2/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:295]   --->   Operation 284 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 69 <SV = 68> <Delay = 2.12>
ST_69 : Operation 285 [1/14] (2.12ns)   --->   "%tmp_10 = fadd double %tmp_2, %A_load_4" [seidel-2d.cpp:295]   --->   Operation 285 'dadd' 'tmp_10' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 286 [1/4] (1.33ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:295]   --->   Operation 286 'load' 'A_load_5' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 70 <SV = 69> <Delay = 2.12>
ST_70 : Operation 287 [14/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 287 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.12>
ST_71 : Operation 288 [13/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 288 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.12>
ST_72 : Operation 289 [12/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 289 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.12>
ST_73 : Operation 290 [11/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 290 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.12>
ST_74 : Operation 291 [10/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 291 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.12>
ST_75 : Operation 292 [9/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 292 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.12>
ST_76 : Operation 293 [8/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 293 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.12>
ST_77 : Operation 294 [7/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 294 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.12>
ST_78 : Operation 295 [6/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 295 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.12>
ST_79 : Operation 296 [5/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 296 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.12>
ST_80 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i20 %tmp_9 to i64" [seidel-2d.cpp:295]   --->   Operation 297 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 298 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_19_cast" [seidel-2d.cpp:295]   --->   Operation 298 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 299 [4/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 299 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 300 [4/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:295]   --->   Operation 300 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 81 <SV = 80> <Delay = 2.12>
ST_81 : Operation 301 [3/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 301 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 302 [3/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:295]   --->   Operation 302 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 82 <SV = 81> <Delay = 2.12>
ST_82 : Operation 303 [2/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 303 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 304 [2/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:295]   --->   Operation 304 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 83 <SV = 82> <Delay = 2.12>
ST_83 : Operation 305 [1/14] (2.12ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:295]   --->   Operation 305 'dadd' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 306 [1/4] (1.33ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:295]   --->   Operation 306 'load' 'A_load_6' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 84 <SV = 83> <Delay = 2.12>
ST_84 : Operation 307 [14/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 307 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.12>
ST_85 : Operation 308 [13/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 308 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.12>
ST_86 : Operation 309 [12/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 309 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.12>
ST_87 : Operation 310 [11/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 310 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.12>
ST_88 : Operation 311 [10/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 311 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.12>
ST_89 : Operation 312 [9/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 312 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.12>
ST_90 : Operation 313 [8/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 313 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.12>
ST_91 : Operation 314 [7/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 314 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.12>
ST_92 : Operation 315 [6/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 315 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.12>
ST_93 : Operation 316 [5/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 316 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.12>
ST_94 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i20 %tmp_16 to i64" [seidel-2d.cpp:295]   --->   Operation 317 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 318 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_22_cast" [seidel-2d.cpp:295]   --->   Operation 318 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 319 [4/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 319 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 320 [4/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:295]   --->   Operation 320 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 95 <SV = 94> <Delay = 2.12>
ST_95 : Operation 321 [3/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 321 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 322 [3/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:295]   --->   Operation 322 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 96 <SV = 95> <Delay = 2.12>
ST_96 : Operation 323 [2/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 323 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 324 [2/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:295]   --->   Operation 324 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 97 <SV = 96> <Delay = 2.12>
ST_97 : Operation 325 [1/14] (2.12ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:295]   --->   Operation 325 'dadd' 'tmp_12' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 326 [1/4] (1.33ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:295]   --->   Operation 326 'load' 'A_load_7' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 98 <SV = 97> <Delay = 2.12>
ST_98 : Operation 327 [14/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 327 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.12>
ST_99 : Operation 328 [13/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 328 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.12>
ST_100 : Operation 329 [12/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 329 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.12>
ST_101 : Operation 330 [11/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 330 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.12>
ST_102 : Operation 331 [10/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 331 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.12>
ST_103 : Operation 332 [9/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 332 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.12>
ST_104 : Operation 333 [8/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 333 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.12>
ST_105 : Operation 334 [7/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 334 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.12>
ST_106 : Operation 335 [6/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 335 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.12>
ST_107 : Operation 336 [5/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 336 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.12>
ST_108 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i20 %tmp_19 to i64" [seidel-2d.cpp:295]   --->   Operation 337 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 338 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_25_cast" [seidel-2d.cpp:295]   --->   Operation 338 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 339 [4/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 339 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 340 [4/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:295]   --->   Operation 340 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 109 <SV = 108> <Delay = 2.12>
ST_109 : Operation 341 [3/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 341 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 342 [3/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:295]   --->   Operation 342 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 110 <SV = 109> <Delay = 2.12>
ST_110 : Operation 343 [2/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 343 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 344 [2/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:295]   --->   Operation 344 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 111 <SV = 110> <Delay = 2.12>
ST_111 : Operation 345 [1/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:295]   --->   Operation 345 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 346 [1/4] (1.33ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:295]   --->   Operation 346 'load' 'A_load_8' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 112 <SV = 111> <Delay = 2.12>
ST_112 : Operation 347 [14/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 347 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.12>
ST_113 : Operation 348 [13/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 348 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.12>
ST_114 : Operation 349 [12/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 349 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.12>
ST_115 : Operation 350 [11/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 350 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.12>
ST_116 : Operation 351 [10/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 351 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.12>
ST_117 : Operation 352 [9/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 352 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.12>
ST_118 : Operation 353 [8/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 353 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.12>
ST_119 : Operation 354 [7/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 354 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.12>
ST_120 : Operation 355 [6/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 355 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.12>
ST_121 : Operation 356 [5/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 356 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.12>
ST_122 : Operation 357 [4/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 357 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.12>
ST_123 : Operation 358 [3/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 358 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.12>
ST_124 : Operation 359 [2/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 359 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.12>
ST_125 : Operation 360 [1/14] (2.12ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:295]   --->   Operation 360 'dadd' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 1.29>
ST_126 : Operation 361 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_assign to i64" [seidel-2d.cpp:48->seidel-2d.cpp:210->seidel-2d.cpp:295]   --->   Operation 361 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 362 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [seidel-2d.cpp:49->seidel-2d.cpp:210->seidel-2d.cpp:295]   --->   Operation 362 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 363 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [seidel-2d.cpp:50->seidel-2d.cpp:210->seidel-2d.cpp:295]   --->   Operation 363 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 364 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [seidel-2d.cpp:51->seidel-2d.cpp:210->seidel-2d.cpp:295]   --->   Operation 364 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_22 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %p_Val2_s, i32 49, i32 51)" [seidel-2d.cpp:216->seidel-2d.cpp:295]   --->   Operation 365 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 366 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp_22, 0" [seidel-2d.cpp:216->seidel-2d.cpp:295]   --->   Operation 366 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_23 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [seidel-2d.cpp:226->seidel-2d.cpp:295]   --->   Operation 367 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 368 [1/1] (1.29ns)   --->   "%icmp3 = icmp eq i10 %tmp_23, 0" [seidel-2d.cpp:226->seidel-2d.cpp:295]   --->   Operation 368 'icmp' 'icmp3' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 1.98>
ST_127 : Operation 369 [1/1] (0.66ns)   --->   "%shift_V_i_cast_cast = select i1 %icmp, i11 4, i11 3" [seidel-2d.cpp:216->seidel-2d.cpp:295]   --->   Operation 369 'select' 'shift_V_i_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 370 [1/1] (1.32ns)   --->   "%tmp_3_i = icmp eq i11 %new_exp_V_1, 0" [seidel-2d.cpp:222->seidel-2d.cpp:295]   --->   Operation 370 'icmp' 'tmp_3_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 371 [1/1] (1.32ns)   --->   "%tmp_4_i = icmp ult i11 %shift_V_i_cast_cast, %new_exp_V_1" [seidel-2d.cpp:225->seidel-2d.cpp:295]   --->   Operation 371 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 372 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V_1" [seidel-2d.cpp:227->seidel-2d.cpp:295]   --->   Operation 372 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 373 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V_1" [seidel-2d.cpp:229->seidel-2d.cpp:295]   --->   Operation 373 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 1.42>
ST_128 : Operation 374 [1/1] (1.32ns)   --->   "%tmp_1_i = icmp ugt i11 %shift_V_i_cast_cast, %new_exp_V_1" [seidel-2d.cpp:218->seidel-2d.cpp:295]   --->   Operation 374 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 375 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %shift_V_i_cast_cast" [seidel-2d.cpp:221->seidel-2d.cpp:295]   --->   Operation 375 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan_i = or i1 %tmp_3_i, %tmp_4_i" [seidel-2d.cpp:222->seidel-2d.cpp:295]   --->   Operation 376 'or' 'sel_tmp2_demorgan_i' <Predicate = (!tmp_3_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_i = xor i1 %sel_tmp2_demorgan_i, true" [seidel-2d.cpp:222->seidel-2d.cpp:295]   --->   Operation 377 'xor' 'sel_tmp2_i' <Predicate = (!tmp_3_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_i = and i1 %icmp3, %sel_tmp2_i" [seidel-2d.cpp:226->seidel-2d.cpp:295]   --->   Operation 378 'and' 'sel_tmp3_i' <Predicate = (!tmp_3_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3_i, i11 %shift_V, i11 %shift_V_1" [seidel-2d.cpp:226->seidel-2d.cpp:295]   --->   Operation 379 'select' 'shift_V_2' <Predicate = (!tmp_3_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 380 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3_i, i11 0, i11 %shift_V_2" [seidel-2d.cpp:222->seidel-2d.cpp:295]   --->   Operation 380 'select' 'shift_V_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6_i = xor i1 %tmp_3_i, true" [seidel-2d.cpp:222->seidel-2d.cpp:295]   --->   Operation 381 'xor' 'sel_tmp6_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7_i = and i1 %tmp_4_i, %sel_tmp6_i" [seidel-2d.cpp:225->seidel-2d.cpp:295]   --->   Operation 382 'and' 'sel_tmp7_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 383 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7_i, i11 %shift_V_i_cast_cast, i11 %shift_V_3" [seidel-2d.cpp:225->seidel-2d.cpp:295]   --->   Operation 383 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 384 [1/1] (1.32ns)   --->   "%tmp_2_i = icmp eq i11 %new_exp_V_1, -1" [seidel-2d.cpp:240->seidel-2d.cpp:295]   --->   Operation 384 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.29>
ST_129 : Operation 385 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i57" [seidel-2d.cpp:215->seidel-2d.cpp:295]   --->   Operation 385 'zext' 'xf_V' <Predicate = (!icmp3)> <Delay = 0.00>
ST_129 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i11 %shift_V_4 to i57" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 386 'zext' 'tmp_9_i' <Predicate = (!icmp3)> <Delay = 0.00>
ST_129 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_9_i_cast = zext i11 %shift_V_4 to i52" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 387 'zext' 'tmp_9_i_cast' <Predicate = (icmp3)> <Delay = 0.00>
ST_129 : Operation 388 [7/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_i_cast" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 388 'lshr' 'r_V' <Predicate = (icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 389 [7/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9_i" [seidel-2d.cpp:235->seidel-2d.cpp:295]   --->   Operation 389 'shl' 'r_V_1' <Predicate = (!icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.29>
ST_130 : Operation 390 [6/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_i_cast" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 390 'lshr' 'r_V' <Predicate = (icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 391 [6/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9_i" [seidel-2d.cpp:235->seidel-2d.cpp:295]   --->   Operation 391 'shl' 'r_V_1' <Predicate = (!icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.29>
ST_131 : Operation 392 [5/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_i_cast" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 392 'lshr' 'r_V' <Predicate = (icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 393 [5/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9_i" [seidel-2d.cpp:235->seidel-2d.cpp:295]   --->   Operation 393 'shl' 'r_V_1' <Predicate = (!icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.29>
ST_132 : Operation 394 [4/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_i_cast" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 394 'lshr' 'r_V' <Predicate = (icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 395 [4/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9_i" [seidel-2d.cpp:235->seidel-2d.cpp:295]   --->   Operation 395 'shl' 'r_V_1' <Predicate = (!icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.29>
ST_133 : Operation 396 [3/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_i_cast" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 396 'lshr' 'r_V' <Predicate = (icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 397 [3/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9_i" [seidel-2d.cpp:235->seidel-2d.cpp:295]   --->   Operation 397 'shl' 'r_V_1' <Predicate = (!icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.29>
ST_134 : Operation 398 [2/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_i_cast" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 398 'lshr' 'r_V' <Predicate = (icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 399 [2/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9_i" [seidel-2d.cpp:235->seidel-2d.cpp:295]   --->   Operation 399 'shl' 'r_V_1' <Predicate = (!icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.29>
ST_135 : Operation 400 [1/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_i_cast" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 400 'lshr' 'r_V' <Predicate = (icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 401 [1/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9_i" [seidel-2d.cpp:235->seidel-2d.cpp:295]   --->   Operation 401 'shl' 'r_V_1' <Predicate = (!icmp3)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 0.69>
ST_136 : Operation 402 [1/1] (0.00ns)   --->   "%r_V_i_cast = zext i52 %r_V to i57" [seidel-2d.cpp:233->seidel-2d.cpp:295]   --->   Operation 402 'zext' 'r_V_i_cast' <Predicate = (icmp3)> <Delay = 0.00>
ST_136 : Operation 403 [1/1] (0.69ns)   --->   "%xf_V_7 = select i1 %icmp3, i57 %r_V_i_cast, i57 %r_V_1" [seidel-2d.cpp:232->seidel-2d.cpp:295]   --->   Operation 403 'select' 'xf_V_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 137 <SV = 136> <Delay = 1.89>
ST_137 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xf_V_6)   --->   "%p_Result_s = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %xf_V_7, i32 52, i1 true)" [seidel-2d.cpp:237->seidel-2d.cpp:295]   --->   Operation 404 'bitset' 'p_Result_s' <Predicate = (!tmp_3_i)> <Delay = 0.00>
ST_137 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node xf_V_6)   --->   "%xf_V_5 = select i1 %tmp_3_i, i57 %xf_V_7, i57 %p_Result_s" [seidel-2d.cpp:222->seidel-2d.cpp:295]   --->   Operation 405 'select' 'xf_V_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 406 [1/1] (1.89ns) (out node of the LUT)   --->   "%xf_V_6 = add i57 4, %xf_V_5" [seidel-2d.cpp:238->seidel-2d.cpp:295]   --->   Operation 406 'add' 'xf_V_6' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 407 [2/2] (0.00ns)   --->   "%agg_result_V_i_i = call fastcc i57 @int_57_div9(i57 %xf_V_6) nounwind" [seidel-2d.cpp:173->seidel-2d.cpp:239->seidel-2d.cpp:295]   --->   Operation 407 'call' 'agg_result_V_i_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 137> <Delay = 2.03>
ST_138 : Operation 408 [1/2] (1.33ns)   --->   "%agg_result_V_i_i = call fastcc i57 @int_57_div9(i57 %xf_V_6) nounwind" [seidel-2d.cpp:173->seidel-2d.cpp:239->seidel-2d.cpp:295]   --->   Operation 408 'call' 'agg_result_V_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 409 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i57 %agg_result_V_i_i to i52" [seidel-2d.cpp:239->seidel-2d.cpp:295]   --->   Operation 409 'trunc' 'new_mant_V' <Predicate = (!tmp_2_i)> <Delay = 0.00>
ST_138 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_i = select i1 %tmp_2_i, i11 -1, i11 0" [seidel-2d.cpp:240->seidel-2d.cpp:295]   --->   Operation 410 'select' 'p_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6_i = or i1 %tmp_2_i, %tmp_1_i" [seidel-2d.cpp:240->seidel-2d.cpp:295]   --->   Operation 411 'or' 'tmp_6_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 412 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6_i, i11 %p_i, i11 %new_exp_V" [seidel-2d.cpp:240->seidel-2d.cpp:295]   --->   Operation 412 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 413 [1/1] (0.70ns)   --->   "%p_Repl2_s = select i1 %tmp_2_i, i52 %new_mant_V_1, i52 %new_mant_V" [seidel-2d.cpp:240->seidel-2d.cpp:295]   --->   Operation 413 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 139 <SV = 138> <Delay = 1.33>
ST_139 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [seidel-2d.cpp:193->seidel-2d.cpp:244->seidel-2d.cpp:295]   --->   Operation 414 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 415 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_4 to double" [seidel-2d.cpp:194->seidel-2d.cpp:244->seidel-2d.cpp:295]   --->   Operation 415 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 416 [2/2] (1.33ns)   --->   "store double %out, double* %A_addr_4, align 8" [seidel-2d.cpp:295]   --->   Operation 416 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 140 <SV = 139> <Delay = 1.33>
ST_140 : Operation 417 [1/2] (1.33ns)   --->   "store double %out, double* %A_addr_4, align 8" [seidel-2d.cpp:295]   --->   Operation 417 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_140 : Operation 418 [1/1] (0.00ns)   --->   "br label %.preheader" [seidel-2d.cpp:294]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tsteps]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_141        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_142        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144        (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_145        (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
t                   (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2           (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_1                 (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_150        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151        (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_152        (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                   (phi              ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_10            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_156        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (add              ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                 (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_159        (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_cast            (zext             ) [ 000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast          (zext             ) [ 000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_cast          (zext             ) [ 000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (mul              ) [ 000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_3               (mul              ) [ 000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_4               (mul              ) [ 000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_175        (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j                   (phi              ) [ 000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond            (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_11            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_179        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5               (add              ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181        (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_6_cast          (zext             ) [ 000000000011111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6               (add              ) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_cast          (zext             ) [ 000000000011111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14              (add              ) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr              (getelementptr    ) [ 000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_1            (getelementptr    ) [ 000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load              (load             ) [ 000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_1            (load             ) [ 000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1                 (add              ) [ 001111111000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_9_cast          (zext             ) [ 000000000000000000000000111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17              (add              ) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_2            (getelementptr    ) [ 000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8               (dadd             ) [ 000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_2            (load             ) [ 000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7               (add              ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_3            (getelementptr    ) [ 000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1               (dadd             ) [ 000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load_3            (load             ) [ 000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9               (add              ) [ 000000000000000000000000000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
tmp_15              (add              ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16              (add              ) [ 000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111110000000000000000000000000000000000000000000000]
tmp_18              (add              ) [ 000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19              (add              ) [ 000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111100000000000000000000000000000000]
tmp_21_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_4            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2               (dadd             ) [ 000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
A_load_4            (load             ) [ 000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_5            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10              (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000]
A_load_5            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000]
tmp_19_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_6            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
tmp_11              (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000]
A_load_6            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000]
tmp_22_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_7            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000]
tmp_12              (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000]
A_load_7            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000]
tmp_25_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_8            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000]
tmp_13              (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000]
A_load_8            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000]
in_assign           (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
p_Val2_s            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_2           (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
new_exp_V_1         (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000]
new_mant_V_1        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100]
tmp_22              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
tmp_23              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp3               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000]
shift_V_i_cast_cast (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
tmp_3_i             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000]
tmp_4_i             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
shift_V             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
shift_V_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
tmp_1_i             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100]
new_exp_V           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100]
sel_tmp2_demorgan_i (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_i          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_i          (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shift_V_2           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shift_V_3           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7_i          (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shift_V_4           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
tmp_2_i             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100]
xf_V                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000]
tmp_9_i             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000]
tmp_9_i_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000]
r_V                 (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
r_V_1               (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
r_V_i_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xf_V_7              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
p_Result_s          (bitset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xf_V_5              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xf_V_6              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
agg_result_V_i_i    (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
new_mant_V          (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_i                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_i             (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_1           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
p_Repl2_s           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
p_Result_4          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out                 (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_417        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_418        (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tsteps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsteps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="q0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="q1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_seidel_2d_opt"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i57.i57.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_57_div9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="A_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="20" slack="0"/>
<pin id="94" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/10 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="20" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="20" slack="0"/>
<pin id="111" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="64" slack="1"/>
<pin id="113" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/10 A_load_1/10 A_load_2/24 A_load_3/38 A_load_4/52 A_load_5/66 A_load_6/80 A_load_7/94 A_load_8/108 StgValue_416/139 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="20" slack="0"/>
<pin id="107" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="A_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="20" slack="0"/>
<pin id="119" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/24 "/>
</bind>
</comp>

<comp id="123" class="1004" name="A_addr_3_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="20" slack="0"/>
<pin id="127" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/38 "/>
</bind>
</comp>

<comp id="131" class="1004" name="A_addr_4_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="20" slack="0"/>
<pin id="135" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/52 "/>
</bind>
</comp>

<comp id="139" class="1004" name="A_addr_5_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="20" slack="0"/>
<pin id="143" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/66 "/>
</bind>
</comp>

<comp id="147" class="1004" name="A_addr_6_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="20" slack="0"/>
<pin id="151" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/80 "/>
</bind>
</comp>

<comp id="155" class="1004" name="A_addr_7_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="20" slack="0"/>
<pin id="159" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/94 "/>
</bind>
</comp>

<comp id="163" class="1004" name="A_addr_8_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="20" slack="0"/>
<pin id="167" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/108 "/>
</bind>
</comp>

<comp id="171" class="1005" name="t_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="t_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_int_57_div9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="57" slack="0"/>
<pin id="208" dir="0" index="1" bw="57" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="1" slack="0"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="1" slack="0"/>
<pin id="213" dir="0" index="6" bw="1" slack="0"/>
<pin id="214" dir="0" index="7" bw="1" slack="0"/>
<pin id="215" dir="1" index="8" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V_i_i/137 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="0" index="1" bw="64" slack="1"/>
<pin id="226" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_8/14 tmp_1/28 tmp_2/42 tmp_10/56 tmp_11/70 tmp_12/84 tmp_13/98 in_assign/112 "/>
</bind>
</comp>

<comp id="227" class="1005" name="reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_2 A_load_3 A_load_4 A_load_5 A_load_6 A_load_7 A_load_8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_1 tmp_2 tmp_10 tmp_11 tmp_12 tmp_13 in_assign "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="t_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="exitcond1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_3_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="1"/>
<pin id="274" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="1"/>
<pin id="278" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="exitcond_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="0"/>
<pin id="288" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_6_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="1"/>
<pin id="293" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="20" slack="2"/>
<pin id="297" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_7_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/9 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_14_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="20" slack="2"/>
<pin id="306" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_17_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="20" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_20_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="20" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="14"/>
<pin id="319" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/22 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_9_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/23 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_17_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="20" slack="16"/>
<pin id="328" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/23 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_23_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="20" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/24 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="28"/>
<pin id="336" dir="0" index="1" bw="20" slack="30"/>
<pin id="337" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/37 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_18_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="20" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/38 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_9_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="42"/>
<pin id="344" dir="0" index="1" bw="20" slack="44"/>
<pin id="345" dir="1" index="2" bw="20" slack="29"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/51 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_15_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="42"/>
<pin id="348" dir="0" index="1" bw="20" slack="44"/>
<pin id="349" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/51 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_16_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="42"/>
<pin id="352" dir="0" index="1" bw="20" slack="44"/>
<pin id="353" dir="1" index="2" bw="20" slack="43"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/51 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_18_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="28"/>
<pin id="356" dir="0" index="1" bw="20" slack="44"/>
<pin id="357" dir="1" index="2" bw="20" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/51 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_19_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="28"/>
<pin id="360" dir="0" index="1" bw="20" slack="44"/>
<pin id="361" dir="1" index="2" bw="20" slack="57"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/51 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_21_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="20" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/52 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_24_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="20" slack="15"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/66 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_19_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="20" slack="29"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/80 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_22_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="20" slack="43"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/94 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_25_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="20" slack="57"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/108 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Val2_s_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/126 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Repl2_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/126 "/>
</bind>
</comp>

<comp id="394" class="1004" name="new_exp_V_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/126 "/>
</bind>
</comp>

<comp id="404" class="1004" name="new_mant_V_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/126 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_22_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/126 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/126 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_23_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/126 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/126 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shift_V_i_cast_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="0" index="2" bw="3" slack="0"/>
<pin id="444" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_i_cast_cast/127 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_3_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/127 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_4_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="1"/>
<pin id="455" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/127 "/>
</bind>
</comp>

<comp id="457" class="1004" name="shift_V_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="11" slack="1"/>
<pin id="460" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/127 "/>
</bind>
</comp>

<comp id="462" class="1004" name="shift_V_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="1"/>
<pin id="465" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/127 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_1_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="0" index="1" bw="11" slack="2"/>
<pin id="470" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/128 "/>
</bind>
</comp>

<comp id="471" class="1004" name="new_exp_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="2"/>
<pin id="473" dir="0" index="1" bw="4" slack="1"/>
<pin id="474" dir="1" index="2" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V/128 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sel_tmp2_demorgan_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="1" slack="1"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan_i/128 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sel_tmp2_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2_i/128 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sel_tmp3_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="2"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_i/128 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shift_V_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="1"/>
<pin id="493" dir="0" index="2" bw="11" slack="1"/>
<pin id="494" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/128 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shift_V_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="11" slack="0"/>
<pin id="500" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/128 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sel_tmp6_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6_i/128 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sel_tmp7_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i/128 "/>
</bind>
</comp>

<comp id="513" class="1004" name="shift_V_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="1"/>
<pin id="516" dir="0" index="2" bw="11" slack="0"/>
<pin id="517" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/128 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_2_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="2"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/128 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xf_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="52" slack="3"/>
<pin id="527" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V/129 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_9_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="1"/>
<pin id="530" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i/129 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_9_i_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="1"/>
<pin id="533" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_cast/129 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="52" slack="3"/>
<pin id="536" dir="0" index="1" bw="11" slack="0"/>
<pin id="537" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/129 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="52" slack="0"/>
<pin id="541" dir="0" index="1" bw="11" slack="0"/>
<pin id="542" dir="1" index="2" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/129 "/>
</bind>
</comp>

<comp id="545" class="1004" name="r_V_i_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="52" slack="1"/>
<pin id="547" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_i_cast/136 "/>
</bind>
</comp>

<comp id="548" class="1004" name="xf_V_7_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="10"/>
<pin id="550" dir="0" index="1" bw="52" slack="0"/>
<pin id="551" dir="0" index="2" bw="57" slack="1"/>
<pin id="552" dir="1" index="3" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_7/136 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Result_s_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="57" slack="0"/>
<pin id="556" dir="0" index="1" bw="57" slack="1"/>
<pin id="557" dir="0" index="2" bw="7" slack="0"/>
<pin id="558" dir="0" index="3" bw="1" slack="0"/>
<pin id="559" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/137 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xf_V_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="10"/>
<pin id="565" dir="0" index="1" bw="57" slack="1"/>
<pin id="566" dir="0" index="2" bw="57" slack="0"/>
<pin id="567" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_5/137 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xf_V_6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="57" slack="0"/>
<pin id="572" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_6/137 "/>
</bind>
</comp>

<comp id="576" class="1004" name="new_mant_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="57" slack="0"/>
<pin id="578" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/138 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_i_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="10"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/138 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_6_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="10"/>
<pin id="589" dir="0" index="1" bw="1" slack="10"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6_i/138 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_Repl2_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="11" slack="0"/>
<pin id="594" dir="0" index="2" bw="11" slack="10"/>
<pin id="595" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/138 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_Repl2_s_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="10"/>
<pin id="600" dir="0" index="1" bw="52" slack="12"/>
<pin id="601" dir="0" index="2" bw="52" slack="0"/>
<pin id="602" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/138 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Result_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="13"/>
<pin id="607" dir="0" index="2" bw="11" slack="1"/>
<pin id="608" dir="0" index="3" bw="52" slack="1"/>
<pin id="609" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/139 "/>
</bind>
</comp>

<comp id="611" class="1004" name="out_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/139 "/>
</bind>
</comp>

<comp id="616" class="1007" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="20" slack="0"/>
<pin id="619" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="622" class="1007" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="0" index="1" bw="20" slack="0"/>
<pin id="625" dir="1" index="2" bw="20" slack="30"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="628" class="1007" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="20" slack="0"/>
<pin id="631" dir="1" index="2" bw="20" slack="44"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="637" class="1005" name="t_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="1"/>
<pin id="647" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="650" class="1005" name="i_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_cast_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="20" slack="1"/>
<pin id="658" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_3_cast_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="20" slack="1"/>
<pin id="663" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_4_cast_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="20" slack="1"/>
<pin id="668" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_s_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="20" slack="2"/>
<pin id="673" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_3_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="20" slack="30"/>
<pin id="680" dir="1" index="1" bw="20" slack="30"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_4_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="20" slack="44"/>
<pin id="687" dir="1" index="1" bw="20" slack="44"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_5_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="1"/>
<pin id="697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_6_cast_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="20" slack="28"/>
<pin id="702" dir="1" index="1" bw="20" slack="28"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_6_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="20" slack="1"/>
<pin id="708" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_7_cast_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="20" slack="42"/>
<pin id="713" dir="1" index="1" bw="20" slack="42"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_14_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="20" slack="1"/>
<pin id="719" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="722" class="1005" name="A_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="20" slack="1"/>
<pin id="724" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="A_addr_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="20" slack="1"/>
<pin id="729" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="A_load_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="j_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="1"/>
<pin id="739" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_9_cast_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="20" slack="28"/>
<pin id="745" dir="1" index="1" bw="20" slack="28"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_17_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="20" slack="1"/>
<pin id="751" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="754" class="1005" name="A_addr_2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="20" slack="1"/>
<pin id="756" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_7_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="20" slack="1"/>
<pin id="761" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="764" class="1005" name="A_addr_3_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="20" slack="1"/>
<pin id="766" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_9_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="20" slack="29"/>
<pin id="771" dir="1" index="1" bw="20" slack="29"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_15_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="20" slack="1"/>
<pin id="776" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_16_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="20" slack="43"/>
<pin id="781" dir="1" index="1" bw="20" slack="43"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_18_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="20" slack="15"/>
<pin id="786" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_19_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="20" slack="57"/>
<pin id="791" dir="1" index="1" bw="20" slack="57"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="794" class="1005" name="A_addr_4_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="20" slack="1"/>
<pin id="796" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="800" class="1005" name="A_addr_5_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="20" slack="1"/>
<pin id="802" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="805" class="1005" name="A_addr_6_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="20" slack="1"/>
<pin id="807" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="810" class="1005" name="A_addr_7_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="20" slack="1"/>
<pin id="812" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="815" class="1005" name="A_addr_8_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="20" slack="1"/>
<pin id="817" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="820" class="1005" name="p_Repl2_2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="13"/>
<pin id="822" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="825" class="1005" name="new_exp_V_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="11" slack="1"/>
<pin id="827" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="new_mant_V_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="52" slack="3"/>
<pin id="838" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="icmp_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="1"/>
<pin id="845" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="848" class="1005" name="icmp3_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp3 "/>
</bind>
</comp>

<comp id="854" class="1005" name="shift_V_i_cast_cast_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="1"/>
<pin id="856" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_i_cast_cast "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_3_i_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_4_i_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="875" class="1005" name="shift_V_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="11" slack="1"/>
<pin id="877" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="880" class="1005" name="shift_V_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="11" slack="1"/>
<pin id="882" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_1_i_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="10"/>
<pin id="887" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="890" class="1005" name="new_exp_V_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="11" slack="10"/>
<pin id="892" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="895" class="1005" name="shift_V_4_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="11" slack="1"/>
<pin id="897" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_2_i_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="10"/>
<pin id="903" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="908" class="1005" name="xf_V_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="57" slack="1"/>
<pin id="910" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_9_i_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="57" slack="1"/>
<pin id="915" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_9_i_cast_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="52" slack="1"/>
<pin id="920" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_cast "/>
</bind>
</comp>

<comp id="923" class="1005" name="r_V_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="52" slack="1"/>
<pin id="925" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="928" class="1005" name="r_V_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="57" slack="1"/>
<pin id="930" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="933" class="1005" name="xf_V_7_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="57" slack="1"/>
<pin id="935" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_7 "/>
</bind>
</comp>

<comp id="939" class="1005" name="xf_V_6_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="57" slack="1"/>
<pin id="941" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_6 "/>
</bind>
</comp>

<comp id="944" class="1005" name="p_Repl2_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="1"/>
<pin id="946" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_Repl2_s_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="52" slack="1"/>
<pin id="951" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="954" class="1005" name="out_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="64" slack="1"/>
<pin id="956" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="216"><net_src comp="86" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="206" pin=6"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="230"><net_src comp="97" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="97" pin="7"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="223" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="243"><net_src comp="175" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="175" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="186" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="186" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="186" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="182" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="198" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="198" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="194" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="194" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="385"><net_src comp="234" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="382" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="382" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="382" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="422"><net_src comp="408" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="382" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="424" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="440" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="80" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="80" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="496" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="78" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="525" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="528" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="82" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="52" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="568"><net_src comp="554" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="573"><net_src comp="84" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="569" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="579"><net_src comp="206" pin="8"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="78" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="74" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="580" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="576" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="88" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="604" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="620"><net_src comp="269" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="42" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="272" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="42" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="276" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="42" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="245" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="648"><net_src comp="257" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="653"><net_src comp="263" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="659"><net_src comp="269" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="664"><net_src comp="272" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="669"><net_src comp="276" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="674"><net_src comp="616" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="681"><net_src comp="622" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="688"><net_src comp="628" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="698"><net_src comp="285" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="703"><net_src comp="291" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="709"><net_src comp="294" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="714"><net_src comp="299" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="720"><net_src comp="303" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="725"><net_src comp="90" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="730"><net_src comp="103" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="735"><net_src comp="97" pin="7"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="740"><net_src comp="316" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="746"><net_src comp="322" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="752"><net_src comp="325" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="757"><net_src comp="115" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="762"><net_src comp="334" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="767"><net_src comp="123" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="772"><net_src comp="342" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="777"><net_src comp="346" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="782"><net_src comp="350" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="787"><net_src comp="354" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="792"><net_src comp="358" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="797"><net_src comp="131" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="803"><net_src comp="139" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="808"><net_src comp="147" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="813"><net_src comp="155" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="818"><net_src comp="163" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="823"><net_src comp="386" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="828"><net_src comp="394" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="835"><net_src comp="825" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="839"><net_src comp="404" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="846"><net_src comp="418" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="851"><net_src comp="434" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="857"><net_src comp="440" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="864"><net_src comp="447" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="868"><net_src comp="861" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="872"><net_src comp="452" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="878"><net_src comp="457" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="883"><net_src comp="462" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="888"><net_src comp="467" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="893"><net_src comp="471" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="898"><net_src comp="513" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="904"><net_src comp="520" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="911"><net_src comp="525" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="916"><net_src comp="528" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="921"><net_src comp="531" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="926"><net_src comp="534" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="931"><net_src comp="539" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="936"><net_src comp="548" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="942"><net_src comp="569" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="947"><net_src comp="591" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="952"><net_src comp="598" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="604" pin=3"/></net>

<net id="957"><net_src comp="611" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="97" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {139 140 }
 - Input state : 
	Port: kernel_seidel_2d_optimized : A | {10 11 12 13 24 25 26 27 38 39 40 41 52 53 54 55 66 67 68 69 80 81 82 83 94 95 96 97 108 109 110 111 }
	Port: kernel_seidel_2d_optimized : r0 | {137 138 }
	Port: kernel_seidel_2d_optimized : r1 | {137 138 }
	Port: kernel_seidel_2d_optimized : r2 | {137 138 }
	Port: kernel_seidel_2d_optimized : r3 | {137 138 }
	Port: kernel_seidel_2d_optimized : q0 | {137 138 }
	Port: kernel_seidel_2d_optimized : q1 | {137 138 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		t_1 : 1
		StgValue_150 : 2
	State 3
		exitcond1 : 1
		StgValue_156 : 2
		tmp : 1
		i_1 : 1
	State 4
		tmp_s : 1
		tmp_3 : 1
		tmp_4 : 1
	State 5
	State 6
	State 7
	State 8
		exitcond : 1
		StgValue_179 : 2
		tmp_5 : 1
	State 9
		tmp_6 : 1
		tmp_14 : 1
	State 10
		A_addr : 1
		A_load : 2
		A_addr_1 : 1
		A_load_1 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_17 : 1
	State 24
		A_addr_2 : 1
		A_load_2 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		A_addr_3 : 1
		A_load_3 : 2
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		A_addr_4 : 1
		A_load_4 : 2
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		A_addr_5 : 1
		A_load_5 : 2
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		A_addr_6 : 1
		A_load_6 : 2
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		A_addr_7 : 1
		A_load_7 : 2
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
		A_addr_8 : 1
		A_load_8 : 2
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp_22 : 1
		icmp : 2
		tmp_23 : 1
		icmp3 : 2
	State 127
		tmp_4_i : 1
	State 128
		shift_V_3 : 1
		shift_V_4 : 2
	State 129
		r_V : 1
		r_V_1 : 1
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
		xf_V_7 : 1
	State 137
		xf_V_5 : 1
		xf_V_6 : 2
		agg_result_V_i_i : 3
	State 138
		new_mant_V : 1
		p_Repl2_s : 2
	State 139
		out : 1
		StgValue_416 : 2
	State 140


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   dadd   |         grp_fu_223         |    0    |    0    |   1225  |   821   |
|----------|----------------------------|---------|---------|---------|---------|
|   lshr   |         grp_fu_534         |    0    |    0    |   522   |   437   |
|----------|----------------------------|---------|---------|---------|---------|
|    shl   |         grp_fu_539         |    0    |    0    |   522   |   437   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         t_1_fu_245         |    0    |    0    |    0    |    15   |
|          |         tmp_fu_257         |    0    |    0    |    0    |    17   |
|          |         i_1_fu_263         |    0    |    0    |    0    |    17   |
|          |        tmp_5_fu_285        |    0    |    0    |    0    |    17   |
|          |        tmp_6_fu_294        |    0    |    0    |    0    |    27   |
|          |        tmp_14_fu_303       |    0    |    0    |    0    |    27   |
|          |         j_1_fu_316         |    0    |    0    |    0    |    17   |
|    add   |        tmp_17_fu_325       |    0    |    0    |    0    |    27   |
|          |        tmp_7_fu_334        |    0    |    0    |    0    |    27   |
|          |        tmp_9_fu_342        |    0    |    0    |    0    |    27   |
|          |        tmp_15_fu_346       |    0    |    0    |    0    |    27   |
|          |        tmp_16_fu_350       |    0    |    0    |    0    |    27   |
|          |        tmp_18_fu_354       |    0    |    0    |    0    |    27   |
|          |        tmp_19_fu_358       |    0    |    0    |    0    |    27   |
|          |      shift_V_1_fu_462      |    0    |    0    |    0    |    18   |
|          |        xf_V_6_fu_569       |    0    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |   grp_int_57_div9_fu_206   |    0    | 9.55925 |   153   |   200   |
|----------|----------------------------|---------|---------|---------|---------|
|          | shift_V_i_cast_cast_fu_440 |    0    |    0    |    0    |    4    |
|          |      shift_V_2_fu_490      |    0    |    0    |    0    |    11   |
|          |      shift_V_3_fu_496      |    0    |    0    |    0    |    11   |
|          |      shift_V_4_fu_513      |    0    |    0    |    0    |    11   |
|  select  |        xf_V_7_fu_548       |    0    |    0    |    0    |    57   |
|          |        xf_V_5_fu_563       |    0    |    0    |    0    |    57   |
|          |         p_i_fu_580         |    0    |    0    |    0    |    2    |
|          |      p_Repl2_1_fu_591      |    0    |    0    |    0    |    11   |
|          |      p_Repl2_s_fu_598      |    0    |    0    |    0    |    52   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      exitcond2_fu_239      |    0    |    0    |    0    |    11   |
|          |      exitcond1_fu_251      |    0    |    0    |    0    |    13   |
|          |       exitcond_fu_279      |    0    |    0    |    0    |    13   |
|          |         icmp_fu_418        |    0    |    0    |    0    |    9    |
|   icmp   |        icmp3_fu_434        |    0    |    0    |    0    |    13   |
|          |       tmp_3_i_fu_447       |    0    |    0    |    0    |    13   |
|          |       tmp_4_i_fu_452       |    0    |    0    |    0    |    13   |
|          |       tmp_1_i_fu_467       |    0    |    0    |    0    |    13   |
|          |       tmp_2_i_fu_520       |    0    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |       shift_V_fu_457       |    0    |    0    |    0    |    18   |
|          |      new_exp_V_fu_471      |    0    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|---------|
|    or    | sel_tmp2_demorgan_i_fu_475 |    0    |    0    |    0    |    6    |
|          |       tmp_6_i_fu_587       |    0    |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|---------|
|    xor   |      sel_tmp2_i_fu_479     |    0    |    0    |    0    |    6    |
|          |      sel_tmp6_i_fu_503     |    0    |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|---------|
|    and   |      sel_tmp3_i_fu_485     |    0    |    0    |    0    |    6    |
|          |      sel_tmp7_i_fu_508     |    0    |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         grp_fu_616         |    1    |    0    |    0    |    0    |
|    mul   |         grp_fu_622         |    1    |    0    |    0    |    0    |
|          |         grp_fu_628         |    1    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       tmp_cast_fu_269      |    0    |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_272     |    0    |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_276     |    0    |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_291     |    0    |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_299     |    0    |    0    |    0    |    0    |
|          |     tmp_17_cast_fu_308     |    0    |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_312     |    0    |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_322     |    0    |    0    |    0    |    0    |
|          |     tmp_23_cast_fu_330     |    0    |    0    |    0    |    0    |
|   zext   |     tmp_18_cast_fu_338     |    0    |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_362     |    0    |    0    |    0    |    0    |
|          |     tmp_24_cast_fu_366     |    0    |    0    |    0    |    0    |
|          |     tmp_19_cast_fu_370     |    0    |    0    |    0    |    0    |
|          |     tmp_22_cast_fu_374     |    0    |    0    |    0    |    0    |
|          |     tmp_25_cast_fu_378     |    0    |    0    |    0    |    0    |
|          |         xf_V_fu_525        |    0    |    0    |    0    |    0    |
|          |       tmp_9_i_fu_528       |    0    |    0    |    0    |    0    |
|          |     tmp_9_i_cast_fu_531    |    0    |    0    |    0    |    0    |
|          |      r_V_i_cast_fu_545     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_386      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     new_exp_V_1_fu_394     |    0    |    0    |    0    |    0    |
|partselect|        tmp_22_fu_408       |    0    |    0    |    0    |    0    |
|          |        tmp_23_fu_424       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |     new_mant_V_1_fu_404    |    0    |    0    |    0    |    0    |
|          |      new_mant_V_fu_576     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|  bitset  |      p_Result_s_fu_554     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|      p_Result_4_fu_604     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    3    | 9.55925 |   2422  |   2702  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
| r3 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      A_addr_1_reg_727     |   20   |
|      A_addr_2_reg_754     |   20   |
|      A_addr_3_reg_764     |   20   |
|      A_addr_4_reg_794     |   20   |
|      A_addr_5_reg_800     |   20   |
|      A_addr_6_reg_805     |   20   |
|      A_addr_7_reg_810     |   20   |
|      A_addr_8_reg_815     |   20   |
|       A_addr_reg_722      |   20   |
|      A_load_1_reg_732     |   64   |
|        i_1_reg_650        |   10   |
|         i_reg_182         |   10   |
|       icmp3_reg_848       |    1   |
|        icmp_reg_843       |    1   |
|        j_1_reg_737        |   10   |
|         j_reg_194         |   10   |
|    new_exp_V_1_reg_825    |   11   |
|     new_exp_V_reg_890     |   11   |
|    new_mant_V_1_reg_836   |   52   |
|        out_reg_954        |   64   |
|     p_Repl2_1_reg_944     |   11   |
|     p_Repl2_2_reg_820     |    1   |
|     p_Repl2_s_reg_949     |   52   |
|       r_V_1_reg_928       |   57   |
|        r_V_reg_923        |   52   |
|          reg_227          |   64   |
|          reg_234          |   64   |
|     shift_V_1_reg_880     |   11   |
|     shift_V_4_reg_895     |   11   |
|shift_V_i_cast_cast_reg_854|   11   |
|      shift_V_reg_875      |   11   |
|        t_1_reg_637        |    5   |
|         t_reg_171         |    5   |
|       tmp_14_reg_717      |   20   |
|       tmp_15_reg_774      |   20   |
|       tmp_16_reg_779      |   20   |
|       tmp_17_reg_749      |   20   |
|       tmp_18_reg_784      |   20   |
|       tmp_19_reg_789      |   20   |
|      tmp_1_i_reg_885      |    1   |
|      tmp_2_i_reg_901      |    1   |
|     tmp_3_cast_reg_661    |   20   |
|      tmp_3_i_reg_861      |    1   |
|       tmp_3_reg_678       |   20   |
|     tmp_4_cast_reg_666    |   20   |
|      tmp_4_i_reg_869      |    1   |
|       tmp_4_reg_685       |   20   |
|       tmp_5_reg_695       |   10   |
|     tmp_6_cast_reg_700    |   20   |
|       tmp_6_reg_706       |   20   |
|     tmp_7_cast_reg_711    |   20   |
|       tmp_7_reg_759       |   20   |
|     tmp_9_cast_reg_743    |   20   |
|    tmp_9_i_cast_reg_918   |   52   |
|      tmp_9_i_reg_913      |   57   |
|       tmp_9_reg_769       |   20   |
|      tmp_cast_reg_656     |   20   |
|        tmp_reg_645        |   10   |
|       tmp_s_reg_671       |   20   |
|       xf_V_6_reg_939      |   57   |
|       xf_V_7_reg_933      |   57   |
|        xf_V_reg_908       |   57   |
+---------------------------+--------+
|           Total           |  1443  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_97    |  p0  |  10  |  20  |   200  ||    47   |
|    grp_access_fu_97    |  p2  |   9  |   0  |    0   ||    44   |
|    grp_access_fu_97    |  p4  |   2  |  20  |   40   ||    9    |
|        i_reg_182       |  p0  |   2  |  10  |   20   ||    9    |
|        j_reg_194       |  p0  |   2  |  10  |   20   ||    9    |
| grp_int_57_div9_fu_206 |  p1  |   2  |  57  |   114  ||    9    |
|       grp_fu_223       |  p0  |   2  |  64  |   128  ||    9    |
|       grp_fu_223       |  p1  |   2  |  64  |   128  ||    9    |
|         reg_227        |  p0  |   2  |  64  |   128  ||    9    |
|       grp_fu_534       |  p1  |   2  |  11  |   22   ||    9    |
|       grp_fu_539       |  p0  |   2  |  52  |   104  ||    9    |
|       grp_fu_539       |  p1  |   2  |  11  |   22   ||    9    |
|       grp_fu_616       |  p0  |   2  |  10  |   20   ||    9    |
|       grp_fu_622       |  p0  |   2  |  10  |   20   ||    9    |
|       grp_fu_628       |  p0  |   2  |  10  |   20   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   986  ||  16.645 ||   208   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    9   |  2422  |  2702  |
|   Memory  |    0   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |   16   |    -   |   208  |
|  Register |    -   |    -   |    -   |  1443  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   26   |  3871  |  2916  |
+-----------+--------+--------+--------+--------+--------+
