/**
 * (c) 2013 Xilinx Inc.
 * XREGDB v0.76
 * XREGCHDR v0.15
 *
 * Generated on: 2014-08-28
 *
 * @file: smmu500.h
 *
 *
 * This file contains confidential and proprietary information
 * of Xilinx, Inc. and is protected under U.S. and
 * international copyright and other intellectual property
 * laws.
 *
 * DISCLAIMER
 * This disclaimer is not a license and does not grant any
 * rights to the materials distributed herewith. Except as
 * otherwise provided in a valid license issued to you by
 * Xilinx, and to the maximum extent permitted by applicable
 * law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
 * WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
 * AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
 * BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
 * INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
 * (2) Xilinx shall not be liable (whether in contract or tort,
 * including negligence, or under any other theory of
 * liability) for any loss or damage of any kind or nature
 * related to, arising under or in connection with these
 * materials, including for any direct, or any indirect,
 * special, incidental, or consequential loss or damage
 * (including loss of data, profits, goodwill, or any type of
 * loss or damage suffered as a result of any action brought
 * by a third party) even if such damage or loss was
 * reasonably foreseeable or Xilinx had been advised of the
 * possibility of the same.
 *
 * CRITICAL APPLICATIONS
 * Xilinx products are not designed or intended to be fail-
 * safe, or for use in any application requiring fail-safe
 * performance, such as life-support or safety devices or
 * systems, Class III medical devices, nuclear facilities,
 * applications related to the deployment of airbags, or any
 * other applications that could lead to death, personal
 * injury, or severe property or environmental damage
 * (individually and collectively, "Critical
 * Applications"). Customer assumes the sole risk and
 * liability of any use of Xilinx products in Critical
 * Applications, subject only to applicable laws and
 * regulations governing limitations on product liability.
 *
 * THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 * PART OF THIS FILE AT ALL TIMES.
 *
 * Naming Convention: <MODULE>_<REGISTER>[_<FIELD>[_<DESC>]]
 *     <MODULE>       Module name (e.g. can or usb)
 *     <REGISTER>     Register within the current module
 *     [_<FIELD>]     Bit field within a register
 *     [_<DESC>]      Type of bit field define:
 *         SHIFT:     Least significant bit for the field
 *         WIDTH:     Size of field in bites
 *         MASK:      A masking over a range of bits or a bit to
 *                    be used for setting or clearing
 *
 */

#ifndef _SMMU500_H_
#define _SMMU500_H_

#ifdef __cplusplus
extern "C" {
#endif

/**
 * SMMU500 Base Address
 */
#define SMMU500_BASEADDR      0X00000000

/**
 * Register: SMMU500_SMMU_SCR0
 */
#define SMMU500_SMMU_SCR0    ( ( SMMU500_BASEADDR ) + 0X00000000 )

#define SMMU500_SMMU_SCR0_NSCFG_SHIFT   28
#define SMMU500_SMMU_SCR0_NSCFG_WIDTH   2
#define SMMU500_SMMU_SCR0_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_SCR0_WACFG_SHIFT   26
#define SMMU500_SMMU_SCR0_WACFG_WIDTH   2
#define SMMU500_SMMU_SCR0_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_SCR0_RACFG_SHIFT   24
#define SMMU500_SMMU_SCR0_RACFG_WIDTH   2
#define SMMU500_SMMU_SCR0_RACFG_MASK    0X03000000

#define SMMU500_SMMU_SCR0_SHCFG_SHIFT   22
#define SMMU500_SMMU_SCR0_SHCFG_WIDTH   2
#define SMMU500_SMMU_SCR0_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_SCR0_SMCFCFG_SHIFT   21
#define SMMU500_SMMU_SCR0_SMCFCFG_WIDTH   1
#define SMMU500_SMMU_SCR0_SMCFCFG_MASK    0X00200000

#define SMMU500_SMMU_SCR0_MTCFG_SHIFT   20
#define SMMU500_SMMU_SCR0_MTCFG_WIDTH   1
#define SMMU500_SMMU_SCR0_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_SCR0_MEMATTR_SHIFT   16
#define SMMU500_SMMU_SCR0_MEMATTR_WIDTH   4
#define SMMU500_SMMU_SCR0_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_SCR0_BSU_SHIFT   14
#define SMMU500_SMMU_SCR0_BSU_WIDTH   2
#define SMMU500_SMMU_SCR0_BSU_MASK    0X0000C000

#define SMMU500_SMMU_SCR0_FB_SHIFT   13
#define SMMU500_SMMU_SCR0_FB_WIDTH   1
#define SMMU500_SMMU_SCR0_FB_MASK    0X00002000

#define SMMU500_SMMU_SCR0_PTM_SHIFT   12
#define SMMU500_SMMU_SCR0_PTM_WIDTH   1
#define SMMU500_SMMU_SCR0_PTM_MASK    0X00001000

#define SMMU500_SMMU_SCR0_USFCFG_SHIFT   10
#define SMMU500_SMMU_SCR0_USFCFG_WIDTH   1
#define SMMU500_SMMU_SCR0_USFCFG_MASK    0X00000400

#define SMMU500_SMMU_SCR0_GSE_SHIFT   9
#define SMMU500_SMMU_SCR0_GSE_WIDTH   1
#define SMMU500_SMMU_SCR0_GSE_MASK    0X00000200

#define SMMU500_SMMU_SCR0_STALLD_SHIFT   8
#define SMMU500_SMMU_SCR0_STALLD_WIDTH   1
#define SMMU500_SMMU_SCR0_STALLD_MASK    0X00000100

#define SMMU500_SMMU_SCR0_TRANSIENTCFG_SHIFT   6
#define SMMU500_SMMU_SCR0_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_SCR0_TRANSIENTCFG_MASK    0X000000C0

#define SMMU500_SMMU_SCR0_GCFGFIE_SHIFT   5
#define SMMU500_SMMU_SCR0_GCFGFIE_WIDTH   1
#define SMMU500_SMMU_SCR0_GCFGFIE_MASK    0X00000020

#define SMMU500_SMMU_SCR0_GCFGFRE_SHIFT   4
#define SMMU500_SMMU_SCR0_GCFGFRE_WIDTH   1
#define SMMU500_SMMU_SCR0_GCFGFRE_MASK    0X00000010

#define SMMU500_SMMU_SCR0_GFIE_SHIFT   2
#define SMMU500_SMMU_SCR0_GFIE_WIDTH   1
#define SMMU500_SMMU_SCR0_GFIE_MASK    0X00000004

#define SMMU500_SMMU_SCR0_GFRE_SHIFT   1
#define SMMU500_SMMU_SCR0_GFRE_WIDTH   1
#define SMMU500_SMMU_SCR0_GFRE_MASK    0X00000002

#define SMMU500_SMMU_SCR0_CLIENTPD_SHIFT   0
#define SMMU500_SMMU_SCR0_CLIENTPD_WIDTH   1
#define SMMU500_SMMU_SCR0_CLIENTPD_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_SCR1
 */
#define SMMU500_SMMU_SCR1    ( ( SMMU500_BASEADDR ) + 0X00000004 )

#define SMMU500_SMMU_SCR1_NSCAFRO_SHIFT   28
#define SMMU500_SMMU_SCR1_NSCAFRO_WIDTH   1
#define SMMU500_SMMU_SCR1_NSCAFRO_MASK    0X10000000

#define SMMU500_SMMU_SCR1_SPMEN_SHIFT   27
#define SMMU500_SMMU_SCR1_SPMEN_WIDTH   1
#define SMMU500_SMMU_SCR1_SPMEN_MASK    0X08000000

#define SMMU500_SMMU_SCR1_SIF_SHIFT   26
#define SMMU500_SMMU_SCR1_SIF_WIDTH   1
#define SMMU500_SMMU_SCR1_SIF_MASK    0X04000000

#define SMMU500_SMMU_SCR1_GEFRO_SHIFT   25
#define SMMU500_SMMU_SCR1_GEFRO_WIDTH   1
#define SMMU500_SMMU_SCR1_GEFRO_MASK    0X02000000

#define SMMU500_SMMU_SCR1_GASRAE_SHIFT   24
#define SMMU500_SMMU_SCR1_GASRAE_WIDTH   1
#define SMMU500_SMMU_SCR1_GASRAE_MASK    0X01000000

#define SMMU500_SMMU_SCR1_NSNUMIRPTO_SHIFT   16
#define SMMU500_SMMU_SCR1_NSNUMIRPTO_WIDTH   8
#define SMMU500_SMMU_SCR1_NSNUMIRPTO_MASK    0X00FF0000

#define SMMU500_SMMU_SCR1_NSNUMSMRGO_SHIFT   8
#define SMMU500_SMMU_SCR1_NSNUMSMRGO_WIDTH   6
#define SMMU500_SMMU_SCR1_NSNUMSMRGO_MASK    0X00003F00

#define SMMU500_SMMU_SCR1_NSNUMCBO_SHIFT   0
#define SMMU500_SMMU_SCR1_NSNUMCBO_WIDTH   5
#define SMMU500_SMMU_SCR1_NSNUMCBO_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_SACR
 */
#define SMMU500_SMMU_SACR    ( ( SMMU500_BASEADDR ) + 0X00000010 )

#define SMMU500_SMMU_SACR_NORMALIZE_SHIFT   27
#define SMMU500_SMMU_SACR_NORMALIZE_WIDTH   1
#define SMMU500_SMMU_SACR_NORMALIZE_MASK    0X08000000

#define SMMU500_SMMU_SACR_CACHE_LOCK_SHIFT   26
#define SMMU500_SMMU_SACR_CACHE_LOCK_WIDTH   1
#define SMMU500_SMMU_SACR_CACHE_LOCK_MASK    0X04000000

#define SMMU500_SMMU_SACR_PAGESIZE_SHIFT   16
#define SMMU500_SMMU_SACR_PAGESIZE_WIDTH   1
#define SMMU500_SMMU_SACR_PAGESIZE_MASK    0X00010000

#define SMMU500_SMMU_SACR_S2CRB_TLBEN_SHIFT   10
#define SMMU500_SMMU_SACR_S2CRB_TLBEN_WIDTH   1
#define SMMU500_SMMU_SACR_S2CRB_TLBEN_MASK    0X00000400

#define SMMU500_SMMU_SACR_MMUDISB_TLBEN_SHIFT   9
#define SMMU500_SMMU_SACR_MMUDISB_TLBEN_WIDTH   1
#define SMMU500_SMMU_SACR_MMUDISB_TLBEN_MASK    0X00000200

#define SMMU500_SMMU_SACR_SMTNMB_TLBEN_SHIFT   8
#define SMMU500_SMMU_SACR_SMTNMB_TLBEN_WIDTH   1
#define SMMU500_SMMU_SACR_SMTNMB_TLBEN_MASK    0X00000100

#define SMMU500_SMMU_SACR_S1WC2EN_SHIFT   2
#define SMMU500_SMMU_SACR_S1WC2EN_WIDTH   1
#define SMMU500_SMMU_SACR_S1WC2EN_MASK    0X00000004

/**
 * Register: SMMU500_SMMU_SIDR0
 */
#define SMMU500_SMMU_SIDR0    ( ( SMMU500_BASEADDR ) + 0X00000020 )

#define SMMU500_SMMU_SIDR0_SES_SHIFT   31
#define SMMU500_SMMU_SIDR0_SES_WIDTH   1
#define SMMU500_SMMU_SIDR0_SES_MASK    0X80000000

#define SMMU500_SMMU_SIDR0_S1TS_SHIFT   30
#define SMMU500_SMMU_SIDR0_S1TS_WIDTH   1
#define SMMU500_SMMU_SIDR0_S1TS_MASK    0X40000000

#define SMMU500_SMMU_SIDR0_S2TS_SHIFT   29
#define SMMU500_SMMU_SIDR0_S2TS_WIDTH   1
#define SMMU500_SMMU_SIDR0_S2TS_MASK    0X20000000

#define SMMU500_SMMU_SIDR0_NTS_SHIFT   28
#define SMMU500_SMMU_SIDR0_NTS_WIDTH   1
#define SMMU500_SMMU_SIDR0_NTS_MASK    0X10000000

#define SMMU500_SMMU_SIDR0_SMS_SHIFT   27
#define SMMU500_SMMU_SIDR0_SMS_WIDTH   1
#define SMMU500_SMMU_SIDR0_SMS_MASK    0X08000000

#define SMMU500_SMMU_SIDR0_ATOSNS_SHIFT   26
#define SMMU500_SMMU_SIDR0_ATOSNS_WIDTH   1
#define SMMU500_SMMU_SIDR0_ATOSNS_MASK    0X04000000

#define SMMU500_SMMU_SIDR0_PTFS_SHIFT   24
#define SMMU500_SMMU_SIDR0_PTFS_WIDTH   2
#define SMMU500_SMMU_SIDR0_PTFS_MASK    0X03000000

#define SMMU500_SMMU_SIDR0_NUMIRPT_SHIFT   16
#define SMMU500_SMMU_SIDR0_NUMIRPT_WIDTH   8
#define SMMU500_SMMU_SIDR0_NUMIRPT_MASK    0X00FF0000

#define SMMU500_SMMU_SIDR0_CTTW_SHIFT   14
#define SMMU500_SMMU_SIDR0_CTTW_WIDTH   1
#define SMMU500_SMMU_SIDR0_CTTW_MASK    0X00004000

#define SMMU500_SMMU_SIDR0_BTM_SHIFT   13
#define SMMU500_SMMU_SIDR0_BTM_WIDTH   1
#define SMMU500_SMMU_SIDR0_BTM_MASK    0X00002000

#define SMMU500_SMMU_SIDR0_NUMSIDB_SHIFT   9
#define SMMU500_SMMU_SIDR0_NUMSIDB_WIDTH   4
#define SMMU500_SMMU_SIDR0_NUMSIDB_MASK    0X00001E00

#define SMMU500_SMMU_SIDR0_NUMSMRG_SHIFT   0
#define SMMU500_SMMU_SIDR0_NUMSMRG_WIDTH   8
#define SMMU500_SMMU_SIDR0_NUMSMRG_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_SIDR1
 */
#define SMMU500_SMMU_SIDR1    ( ( SMMU500_BASEADDR ) + 0X00000024 )

#define SMMU500_SMMU_SIDR1_PAGESIZE_SHIFT   31
#define SMMU500_SMMU_SIDR1_PAGESIZE_WIDTH   1
#define SMMU500_SMMU_SIDR1_PAGESIZE_MASK    0X80000000

#define SMMU500_SMMU_SIDR1_NUMPAGENDXB_SHIFT   28
#define SMMU500_SMMU_SIDR1_NUMPAGENDXB_WIDTH   3
#define SMMU500_SMMU_SIDR1_NUMPAGENDXB_MASK    0X70000000

#define SMMU500_SMMU_SIDR1_NUMS2CB_SHIFT   16
#define SMMU500_SMMU_SIDR1_NUMS2CB_WIDTH   8
#define SMMU500_SMMU_SIDR1_NUMS2CB_MASK    0X00FF0000

#define SMMU500_SMMU_SIDR1_SMCD_SHIFT   15
#define SMMU500_SMMU_SIDR1_SMCD_WIDTH   1
#define SMMU500_SMMU_SIDR1_SMCD_MASK    0X00008000

#define SMMU500_SMMU_SIDR1_SSDTP_SHIFT   12
#define SMMU500_SMMU_SIDR1_SSDTP_WIDTH   1
#define SMMU500_SMMU_SIDR1_SSDTP_MASK    0X00001000

#define SMMU500_SMMU_SIDR1_NUMSSDNDXB_SHIFT   8
#define SMMU500_SMMU_SIDR1_NUMSSDNDXB_WIDTH   4
#define SMMU500_SMMU_SIDR1_NUMSSDNDXB_MASK    0X00000F00

#define SMMU500_SMMU_SIDR1_NUMCB_SHIFT   0
#define SMMU500_SMMU_SIDR1_NUMCB_WIDTH   8
#define SMMU500_SMMU_SIDR1_NUMCB_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_SIDR2
 */
#define SMMU500_SMMU_SIDR2    ( ( SMMU500_BASEADDR ) + 0X00000028 )

#define SMMU500_SMMU_SIDR2_PTFSV8_64KB_SHIFT   14
#define SMMU500_SMMU_SIDR2_PTFSV8_64KB_WIDTH   1
#define SMMU500_SMMU_SIDR2_PTFSV8_64KB_MASK    0X00004000

#define SMMU500_SMMU_SIDR2_PTFSV8_16KB_SHIFT   13
#define SMMU500_SMMU_SIDR2_PTFSV8_16KB_WIDTH   1
#define SMMU500_SMMU_SIDR2_PTFSV8_16KB_MASK    0X00002000

#define SMMU500_SMMU_SIDR2_PTFSV8_4KB_SHIFT   12
#define SMMU500_SMMU_SIDR2_PTFSV8_4KB_WIDTH   1
#define SMMU500_SMMU_SIDR2_PTFSV8_4KB_MASK    0X00001000

#define SMMU500_SMMU_SIDR2_UBS_SHIFT   8
#define SMMU500_SMMU_SIDR2_UBS_WIDTH   4
#define SMMU500_SMMU_SIDR2_UBS_MASK    0X00000F00

#define SMMU500_SMMU_SIDR2_OAS_SHIFT   4
#define SMMU500_SMMU_SIDR2_OAS_WIDTH   4
#define SMMU500_SMMU_SIDR2_OAS_MASK    0X000000F0

#define SMMU500_SMMU_SIDR2_IAS_SHIFT   0
#define SMMU500_SMMU_SIDR2_IAS_WIDTH   4
#define SMMU500_SMMU_SIDR2_IAS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_SIDR7
 */
#define SMMU500_SMMU_SIDR7    ( ( SMMU500_BASEADDR ) + 0X0000003C )

#define SMMU500_SMMU_SIDR7_MAJOR_SHIFT   4
#define SMMU500_SMMU_SIDR7_MAJOR_WIDTH   4
#define SMMU500_SMMU_SIDR7_MAJOR_MASK    0X000000F0

#define SMMU500_SMMU_SIDR7_MINOR_SHIFT   0
#define SMMU500_SMMU_SIDR7_MINOR_WIDTH   4
#define SMMU500_SMMU_SIDR7_MINOR_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_SGFAR_LOW
 */
#define SMMU500_SMMU_SGFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00000040 )

#define SMMU500_SMMU_SGFAR_LOW_FADDR_SHIFT   0
#define SMMU500_SMMU_SGFAR_LOW_FADDR_WIDTH   32
#define SMMU500_SMMU_SGFAR_LOW_FADDR_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_SGFAR_HIGH
 */
#define SMMU500_SMMU_SGFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00000044 )

#define SMMU500_SMMU_SGFAR_HIGH_FADDR_SHIFT   0
#define SMMU500_SMMU_SGFAR_HIGH_FADDR_WIDTH   17
#define SMMU500_SMMU_SGFAR_HIGH_FADDR_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_SGFSR
 */
#define SMMU500_SMMU_SGFSR    ( ( SMMU500_BASEADDR ) + 0X00000048 )

#define SMMU500_SMMU_SGFSR_MULTI_SHIFT   31
#define SMMU500_SMMU_SGFSR_MULTI_WIDTH   1
#define SMMU500_SMMU_SGFSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_SGFSR_UUT_SHIFT   8
#define SMMU500_SMMU_SGFSR_UUT_WIDTH   1
#define SMMU500_SMMU_SGFSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_SGFSR_PF_SHIFT   7
#define SMMU500_SMMU_SGFSR_PF_WIDTH   1
#define SMMU500_SMMU_SGFSR_PF_MASK    0X00000080

#define SMMU500_SMMU_SGFSR_EF_SHIFT   6
#define SMMU500_SMMU_SGFSR_EF_WIDTH   1
#define SMMU500_SMMU_SGFSR_EF_MASK    0X00000040

#define SMMU500_SMMU_SGFSR_CAF_SHIFT   5
#define SMMU500_SMMU_SGFSR_CAF_WIDTH   1
#define SMMU500_SMMU_SGFSR_CAF_MASK    0X00000020

#define SMMU500_SMMU_SGFSR_UCIF_SHIFT   4
#define SMMU500_SMMU_SGFSR_UCIF_WIDTH   1
#define SMMU500_SMMU_SGFSR_UCIF_MASK    0X00000010

#define SMMU500_SMMU_SGFSR_UCBF_SHIFT   3
#define SMMU500_SMMU_SGFSR_UCBF_WIDTH   1
#define SMMU500_SMMU_SGFSR_UCBF_MASK    0X00000008

#define SMMU500_SMMU_SGFSR_SMCF_SHIFT   2
#define SMMU500_SMMU_SGFSR_SMCF_WIDTH   1
#define SMMU500_SMMU_SGFSR_SMCF_MASK    0X00000004

#define SMMU500_SMMU_SGFSR_USF_SHIFT   1
#define SMMU500_SMMU_SGFSR_USF_WIDTH   1
#define SMMU500_SMMU_SGFSR_USF_MASK    0X00000002

#define SMMU500_SMMU_SGFSR_ICF_SHIFT   0
#define SMMU500_SMMU_SGFSR_ICF_WIDTH   1
#define SMMU500_SMMU_SGFSR_ICF_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_SGFSRRESTORE
 */
#define SMMU500_SMMU_SGFSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0000004C )

#define SMMU500_SMMU_SGFSRRESTORE_MULTI_SHIFT   31
#define SMMU500_SMMU_SGFSRRESTORE_MULTI_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_MULTI_MASK    0X80000000

#define SMMU500_SMMU_SGFSRRESTORE_UUT_SHIFT   8
#define SMMU500_SMMU_SGFSRRESTORE_UUT_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_UUT_MASK    0X00000100

#define SMMU500_SMMU_SGFSRRESTORE_PF_SHIFT   7
#define SMMU500_SMMU_SGFSRRESTORE_PF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_PF_MASK    0X00000080

#define SMMU500_SMMU_SGFSRRESTORE_EF_SHIFT   6
#define SMMU500_SMMU_SGFSRRESTORE_EF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_EF_MASK    0X00000040

#define SMMU500_SMMU_SGFSRRESTORE_CAF_SHIFT   5
#define SMMU500_SMMU_SGFSRRESTORE_CAF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_CAF_MASK    0X00000020

#define SMMU500_SMMU_SGFSRRESTORE_UCIF_SHIFT   4
#define SMMU500_SMMU_SGFSRRESTORE_UCIF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_UCIF_MASK    0X00000010

#define SMMU500_SMMU_SGFSRRESTORE_UCBF_SHIFT   3
#define SMMU500_SMMU_SGFSRRESTORE_UCBF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_UCBF_MASK    0X00000008

#define SMMU500_SMMU_SGFSRRESTORE_SMCF_SHIFT   2
#define SMMU500_SMMU_SGFSRRESTORE_SMCF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_SMCF_MASK    0X00000004

#define SMMU500_SMMU_SGFSRRESTORE_USF_SHIFT   1
#define SMMU500_SMMU_SGFSRRESTORE_USF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_USF_MASK    0X00000002

#define SMMU500_SMMU_SGFSRRESTORE_ICF_SHIFT   0
#define SMMU500_SMMU_SGFSRRESTORE_ICF_WIDTH   1
#define SMMU500_SMMU_SGFSRRESTORE_ICF_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_SGFSYNR0
 */
#define SMMU500_SMMU_SGFSYNR0    ( ( SMMU500_BASEADDR ) + 0X00000050 )

#define SMMU500_SMMU_SGFSYNR0_ATS_SHIFT   6
#define SMMU500_SMMU_SGFSYNR0_ATS_WIDTH   1
#define SMMU500_SMMU_SGFSYNR0_ATS_MASK    0X00000040

#define SMMU500_SMMU_SGFSYNR0_NSATTR_SHIFT   5
#define SMMU500_SMMU_SGFSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_SGFSYNR0_NSATTR_MASK    0X00000020

#define SMMU500_SMMU_SGFSYNR0_NSSTATE_SHIFT   4
#define SMMU500_SMMU_SGFSYNR0_NSSTATE_WIDTH   1
#define SMMU500_SMMU_SGFSYNR0_NSSTATE_MASK    0X00000010

#define SMMU500_SMMU_SGFSYNR0_IND_SHIFT   3
#define SMMU500_SMMU_SGFSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_SGFSYNR0_IND_MASK    0X00000008

#define SMMU500_SMMU_SGFSYNR0_PNU_SHIFT   2
#define SMMU500_SMMU_SGFSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_SGFSYNR0_PNU_MASK    0X00000004

#define SMMU500_SMMU_SGFSYNR0_WNR_SHIFT   1
#define SMMU500_SMMU_SGFSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_SGFSYNR0_WNR_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_SGFSYNR1
 */
#define SMMU500_SMMU_SGFSYNR1    ( ( SMMU500_BASEADDR ) + 0X00000054 )

#define SMMU500_SMMU_SGFSYNR1_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_SGFSYNR1_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_SGFSYNR1_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_SGFSYNR1_STREAMID_SHIFT   0
#define SMMU500_SMMU_SGFSYNR1_STREAMID_WIDTH   15
#define SMMU500_SMMU_SGFSYNR1_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_STLBIALL
 */
#define SMMU500_SMMU_STLBIALL    ( ( SMMU500_BASEADDR ) + 0X00000060 )

#define SMMU500_SMMU_STLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_STLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_STLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_TLBIVMID
 */
#define SMMU500_SMMU_TLBIVMID    ( ( SMMU500_BASEADDR ) + 0X00000064 )

#define SMMU500_SMMU_TLBIVMID_VMID_SHIFT   0
#define SMMU500_SMMU_TLBIVMID_VMID_WIDTH   8
#define SMMU500_SMMU_TLBIVMID_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_TLBIALLNSNH
 */
#define SMMU500_SMMU_TLBIALLNSNH    ( ( SMMU500_BASEADDR ) + 0X00000068 )

#define SMMU500_SMMU_TLBIALLNSNH_BITS_SHIFT   0
#define SMMU500_SMMU_TLBIALLNSNH_BITS_WIDTH   32
#define SMMU500_SMMU_TLBIALLNSNH_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_STLBGSYNC
 */
#define SMMU500_SMMU_STLBGSYNC    ( ( SMMU500_BASEADDR ) + 0X00000070 )

#define SMMU500_SMMU_STLBGSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_STLBGSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_STLBGSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_STLBGSTATUS
 */
#define SMMU500_SMMU_STLBGSTATUS    ( ( SMMU500_BASEADDR ) + 0X00000074 )

#define SMMU500_SMMU_STLBGSTATUS_GSACTIVE_SHIFT   0
#define SMMU500_SMMU_STLBGSTATUS_GSACTIVE_WIDTH   1
#define SMMU500_SMMU_STLBGSTATUS_GSACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_DBGRPTRTBU
 */
#define SMMU500_SMMU_DBGRPTRTBU    ( ( SMMU500_BASEADDR ) + 0X00000080 )

#define SMMU500_SMMU_DBGRPTRTBU_TBU_ID_SHIFT   24
#define SMMU500_SMMU_DBGRPTRTBU_TBU_ID_WIDTH   3
#define SMMU500_SMMU_DBGRPTRTBU_TBU_ID_MASK    0X07000000

#define SMMU500_SMMU_DBGRPTRTBU_TLB_POINTER_SHIFT   4
#define SMMU500_SMMU_DBGRPTRTBU_TLB_POINTER_WIDTH   12
#define SMMU500_SMMU_DBGRPTRTBU_TLB_POINTER_MASK    0X0000FFF0

#define SMMU500_SMMU_DBGRPTRTBU_TLB_ENTRY_POINTER_SHIFT   0
#define SMMU500_SMMU_DBGRPTRTBU_TLB_ENTRY_POINTER_WIDTH   4
#define SMMU500_SMMU_DBGRPTRTBU_TLB_ENTRY_POINTER_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_DBGRDATATBU
 */
#define SMMU500_SMMU_DBGRDATATBU    ( ( SMMU500_BASEADDR ) + 0X00000084 )

#define SMMU500_SMMU_DBGRDATATBU_BITS_SHIFT   0
#define SMMU500_SMMU_DBGRDATATBU_BITS_WIDTH   32
#define SMMU500_SMMU_DBGRDATATBU_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_DBGRPTRTCU
 */
#define SMMU500_SMMU_DBGRPTRTCU    ( ( SMMU500_BASEADDR ) + 0X00000088 )

#define SMMU500_SMMU_DBGRPTRTCU_DATASRC_SHIFT   26
#define SMMU500_SMMU_DBGRPTRTCU_DATASRC_WIDTH   2
#define SMMU500_SMMU_DBGRPTRTCU_DATASRC_MASK    0X0C000000

#define SMMU500_SMMU_DBGRPTRTCU_WAY_RAM_SHIFT   24
#define SMMU500_SMMU_DBGRPTRTCU_WAY_RAM_WIDTH   2
#define SMMU500_SMMU_DBGRPTRTCU_WAY_RAM_MASK    0X03000000

#define SMMU500_SMMU_DBGRPTRTCU_TLB_POINTER_SHIFT   4
#define SMMU500_SMMU_DBGRPTRTCU_TLB_POINTER_WIDTH   9
#define SMMU500_SMMU_DBGRPTRTCU_TLB_POINTER_MASK    0X00001FF0

#define SMMU500_SMMU_DBGRPTRTCU_TLB_ENTRY_POINTER_SHIFT   0
#define SMMU500_SMMU_DBGRPTRTCU_TLB_ENTRY_POINTER_WIDTH   4
#define SMMU500_SMMU_DBGRPTRTCU_TLB_ENTRY_POINTER_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_DBGRDATATCU
 */
#define SMMU500_SMMU_DBGRDATATCU    ( ( SMMU500_BASEADDR ) + 0X0000008C )

#define SMMU500_SMMU_DBGRDATATCU_BITS_SHIFT   0
#define SMMU500_SMMU_DBGRDATATCU_BITS_WIDTH   32
#define SMMU500_SMMU_DBGRDATATCU_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_STLBIVALM_LOW
 */
#define SMMU500_SMMU_STLBIVALM_LOW    ( ( SMMU500_BASEADDR ) + 0X000000A0 )

#define SMMU500_SMMU_STLBIVALM_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_STLBIVALM_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_STLBIVALM_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_STLBIVALM_HIGH
 */
#define SMMU500_SMMU_STLBIVALM_HIGH    ( ( SMMU500_BASEADDR ) + 0X000000A4 )

#define SMMU500_SMMU_STLBIVALM_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_STLBIVALM_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_STLBIVALM_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_STLBIVAM_LOW
 */
#define SMMU500_SMMU_STLBIVAM_LOW    ( ( SMMU500_BASEADDR ) + 0X000000A8 )

#define SMMU500_SMMU_STLBIVAM_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_STLBIVAM_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_STLBIVAM_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_STLBIVAM_HIGH
 */
#define SMMU500_SMMU_STLBIVAM_HIGH    ( ( SMMU500_BASEADDR ) + 0X000000AC )

#define SMMU500_SMMU_STLBIVAM_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_STLBIVAM_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_STLBIVAM_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_STLBIALLM
 */
#define SMMU500_SMMU_STLBIALLM    ( ( SMMU500_BASEADDR ) + 0X000000BC )

#define SMMU500_SMMU_STLBIALLM_BITS_SHIFT   0
#define SMMU500_SMMU_STLBIALLM_BITS_WIDTH   32
#define SMMU500_SMMU_STLBIALLM_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_NSCR0
 */
#define SMMU500_SMMU_NSCR0    ( ( SMMU500_BASEADDR ) + 0X00000400 )

#define SMMU500_SMMU_NSCR0_WACFG_SHIFT   26
#define SMMU500_SMMU_NSCR0_WACFG_WIDTH   2
#define SMMU500_SMMU_NSCR0_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_NSCR0_RACFG_SHIFT   24
#define SMMU500_SMMU_NSCR0_RACFG_WIDTH   2
#define SMMU500_SMMU_NSCR0_RACFG_MASK    0X03000000

#define SMMU500_SMMU_NSCR0_SHCFG_SHIFT   22
#define SMMU500_SMMU_NSCR0_SHCFG_WIDTH   2
#define SMMU500_SMMU_NSCR0_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_NSCR0_SMCFCFG_SHIFT   21
#define SMMU500_SMMU_NSCR0_SMCFCFG_WIDTH   1
#define SMMU500_SMMU_NSCR0_SMCFCFG_MASK    0X00200000

#define SMMU500_SMMU_NSCR0_MTCFG_SHIFT   20
#define SMMU500_SMMU_NSCR0_MTCFG_WIDTH   1
#define SMMU500_SMMU_NSCR0_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_NSCR0_MEMATTR_SHIFT   16
#define SMMU500_SMMU_NSCR0_MEMATTR_WIDTH   4
#define SMMU500_SMMU_NSCR0_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_NSCR0_BSU_SHIFT   14
#define SMMU500_SMMU_NSCR0_BSU_WIDTH   2
#define SMMU500_SMMU_NSCR0_BSU_MASK    0X0000C000

#define SMMU500_SMMU_NSCR0_FB_SHIFT   13
#define SMMU500_SMMU_NSCR0_FB_WIDTH   1
#define SMMU500_SMMU_NSCR0_FB_MASK    0X00002000

#define SMMU500_SMMU_NSCR0_PTM_SHIFT   12
#define SMMU500_SMMU_NSCR0_PTM_WIDTH   1
#define SMMU500_SMMU_NSCR0_PTM_MASK    0X00001000

#define SMMU500_SMMU_NSCR0_VMIDPNE_SHIFT   11
#define SMMU500_SMMU_NSCR0_VMIDPNE_WIDTH   1
#define SMMU500_SMMU_NSCR0_VMIDPNE_MASK    0X00000800

#define SMMU500_SMMU_NSCR0_USFCFG_SHIFT   10
#define SMMU500_SMMU_NSCR0_USFCFG_WIDTH   1
#define SMMU500_SMMU_NSCR0_USFCFG_MASK    0X00000400

#define SMMU500_SMMU_NSCR0_GSE_SHIFT   9
#define SMMU500_SMMU_NSCR0_GSE_WIDTH   1
#define SMMU500_SMMU_NSCR0_GSE_MASK    0X00000200

#define SMMU500_SMMU_NSCR0_STALLD_SHIFT   8
#define SMMU500_SMMU_NSCR0_STALLD_WIDTH   1
#define SMMU500_SMMU_NSCR0_STALLD_MASK    0X00000100

#define SMMU500_SMMU_NSCR0_TRANSIENTCFG_SHIFT   6
#define SMMU500_SMMU_NSCR0_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_NSCR0_TRANSIENTCFG_MASK    0X000000C0

#define SMMU500_SMMU_NSCR0_GCFGFIE_SHIFT   5
#define SMMU500_SMMU_NSCR0_GCFGFIE_WIDTH   1
#define SMMU500_SMMU_NSCR0_GCFGFIE_MASK    0X00000020

#define SMMU500_SMMU_NSCR0_GCFGFRE_SHIFT   4
#define SMMU500_SMMU_NSCR0_GCFGFRE_WIDTH   1
#define SMMU500_SMMU_NSCR0_GCFGFRE_MASK    0X00000010

#define SMMU500_SMMU_NSCR0_GFIE_SHIFT   2
#define SMMU500_SMMU_NSCR0_GFIE_WIDTH   1
#define SMMU500_SMMU_NSCR0_GFIE_MASK    0X00000004

#define SMMU500_SMMU_NSCR0_GFRE_SHIFT   1
#define SMMU500_SMMU_NSCR0_GFRE_WIDTH   1
#define SMMU500_SMMU_NSCR0_GFRE_MASK    0X00000002

#define SMMU500_SMMU_NSCR0_CLIENTPD_SHIFT   0
#define SMMU500_SMMU_NSCR0_CLIENTPD_WIDTH   1
#define SMMU500_SMMU_NSCR0_CLIENTPD_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_NSACR
 */
#define SMMU500_SMMU_NSACR    ( ( SMMU500_BASEADDR ) + 0X00000410 )

#define SMMU500_SMMU_NSACR_CACHE_LOCK_SHIFT   26
#define SMMU500_SMMU_NSACR_CACHE_LOCK_WIDTH   1
#define SMMU500_SMMU_NSACR_CACHE_LOCK_MASK    0X04000000

#define SMMU500_SMMU_NSACR_DP4K_TBUDISB_SHIFT   25
#define SMMU500_SMMU_NSACR_DP4K_TBUDISB_WIDTH   1
#define SMMU500_SMMU_NSACR_DP4K_TBUDISB_MASK    0X02000000

#define SMMU500_SMMU_NSACR_DP4K_TCUDISB_SHIFT   24
#define SMMU500_SMMU_NSACR_DP4K_TCUDISB_WIDTH   1
#define SMMU500_SMMU_NSACR_DP4K_TCUDISB_MASK    0X01000000

#define SMMU500_SMMU_NSACR_S2CRB_TLBEN_SHIFT   10
#define SMMU500_SMMU_NSACR_S2CRB_TLBEN_WIDTH   1
#define SMMU500_SMMU_NSACR_S2CRB_TLBEN_MASK    0X00000400

#define SMMU500_SMMU_NSACR_MMUDISB_TLBEN_SHIFT   9
#define SMMU500_SMMU_NSACR_MMUDISB_TLBEN_WIDTH   1
#define SMMU500_SMMU_NSACR_MMUDISB_TLBEN_MASK    0X00000200

#define SMMU500_SMMU_NSACR_SMTNMB_TLBEN_SHIFT   8
#define SMMU500_SMMU_NSACR_SMTNMB_TLBEN_WIDTH   1
#define SMMU500_SMMU_NSACR_SMTNMB_TLBEN_MASK    0X00000100

#define SMMU500_SMMU_NSACR_IPA2PA_CEN_SHIFT   4
#define SMMU500_SMMU_NSACR_IPA2PA_CEN_WIDTH   1
#define SMMU500_SMMU_NSACR_IPA2PA_CEN_MASK    0X00000010

#define SMMU500_SMMU_NSACR_S2WC2EN_SHIFT   3
#define SMMU500_SMMU_NSACR_S2WC2EN_WIDTH   1
#define SMMU500_SMMU_NSACR_S2WC2EN_MASK    0X00000008

#define SMMU500_SMMU_NSACR_S1WC2EN_SHIFT   2
#define SMMU500_SMMU_NSACR_S1WC2EN_WIDTH   1
#define SMMU500_SMMU_NSACR_S1WC2EN_MASK    0X00000004

/**
 * Register: SMMU500_SMMU_NSGFAR_LOW
 */
#define SMMU500_SMMU_NSGFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00000440 )

#define SMMU500_SMMU_NSGFAR_LOW_FADDR_SHIFT   0
#define SMMU500_SMMU_NSGFAR_LOW_FADDR_WIDTH   32
#define SMMU500_SMMU_NSGFAR_LOW_FADDR_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_NSGFAR_HIGH
 */
#define SMMU500_SMMU_NSGFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00000444 )

#define SMMU500_SMMU_NSGFAR_HIGH_FADDR_SHIFT   0
#define SMMU500_SMMU_NSGFAR_HIGH_FADDR_WIDTH   17
#define SMMU500_SMMU_NSGFAR_HIGH_FADDR_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_NSGFSR
 */
#define SMMU500_SMMU_NSGFSR    ( ( SMMU500_BASEADDR ) + 0X00000448 )

#define SMMU500_SMMU_NSGFSR_MULTI_SHIFT   31
#define SMMU500_SMMU_NSGFSR_MULTI_WIDTH   1
#define SMMU500_SMMU_NSGFSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_NSGFSR_UUT_SHIFT   8
#define SMMU500_SMMU_NSGFSR_UUT_WIDTH   1
#define SMMU500_SMMU_NSGFSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_NSGFSR_EF_SHIFT   6
#define SMMU500_SMMU_NSGFSR_EF_WIDTH   1
#define SMMU500_SMMU_NSGFSR_EF_MASK    0X00000040

#define SMMU500_SMMU_NSGFSR_CAF_SHIFT   5
#define SMMU500_SMMU_NSGFSR_CAF_WIDTH   1
#define SMMU500_SMMU_NSGFSR_CAF_MASK    0X00000020

#define SMMU500_SMMU_NSGFSR_UCIF_SHIFT   4
#define SMMU500_SMMU_NSGFSR_UCIF_WIDTH   1
#define SMMU500_SMMU_NSGFSR_UCIF_MASK    0X00000010

#define SMMU500_SMMU_NSGFSR_UCBF_SHIFT   3
#define SMMU500_SMMU_NSGFSR_UCBF_WIDTH   1
#define SMMU500_SMMU_NSGFSR_UCBF_MASK    0X00000008

#define SMMU500_SMMU_NSGFSR_SMCF_SHIFT   2
#define SMMU500_SMMU_NSGFSR_SMCF_WIDTH   1
#define SMMU500_SMMU_NSGFSR_SMCF_MASK    0X00000004

#define SMMU500_SMMU_NSGFSR_USF_SHIFT   1
#define SMMU500_SMMU_NSGFSR_USF_WIDTH   1
#define SMMU500_SMMU_NSGFSR_USF_MASK    0X00000002

#define SMMU500_SMMU_NSGFSR_ICF_SHIFT   0
#define SMMU500_SMMU_NSGFSR_ICF_WIDTH   1
#define SMMU500_SMMU_NSGFSR_ICF_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_NSGFSRRESTORE
 */
#define SMMU500_SMMU_NSGFSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0000044C )

#define SMMU500_SMMU_NSGFSRRESTORE_MULTI_SHIFT   31
#define SMMU500_SMMU_NSGFSRRESTORE_MULTI_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_MULTI_MASK    0X80000000

#define SMMU500_SMMU_NSGFSRRESTORE_UUT_SHIFT   8
#define SMMU500_SMMU_NSGFSRRESTORE_UUT_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_UUT_MASK    0X00000100

#define SMMU500_SMMU_NSGFSRRESTORE_EF_SHIFT   6
#define SMMU500_SMMU_NSGFSRRESTORE_EF_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_EF_MASK    0X00000040

#define SMMU500_SMMU_NSGFSRRESTORE_CAF_SHIFT   5
#define SMMU500_SMMU_NSGFSRRESTORE_CAF_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_CAF_MASK    0X00000020

#define SMMU500_SMMU_NSGFSRRESTORE_UCIF_SHIFT   4
#define SMMU500_SMMU_NSGFSRRESTORE_UCIF_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_UCIF_MASK    0X00000010

#define SMMU500_SMMU_NSGFSRRESTORE_UCBF_SHIFT   3
#define SMMU500_SMMU_NSGFSRRESTORE_UCBF_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_UCBF_MASK    0X00000008

#define SMMU500_SMMU_NSGFSRRESTORE_SMCF_SHIFT   2
#define SMMU500_SMMU_NSGFSRRESTORE_SMCF_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_SMCF_MASK    0X00000004

#define SMMU500_SMMU_NSGFSRRESTORE_USF_SHIFT   1
#define SMMU500_SMMU_NSGFSRRESTORE_USF_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_USF_MASK    0X00000002

#define SMMU500_SMMU_NSGFSRRESTORE_ICF_SHIFT   0
#define SMMU500_SMMU_NSGFSRRESTORE_ICF_WIDTH   1
#define SMMU500_SMMU_NSGFSRRESTORE_ICF_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_NSGFSYNR0
 */
#define SMMU500_SMMU_NSGFSYNR0    ( ( SMMU500_BASEADDR ) + 0X00000450 )

#define SMMU500_SMMU_NSGFSYNR0_ATS_SHIFT   6
#define SMMU500_SMMU_NSGFSYNR0_ATS_WIDTH   1
#define SMMU500_SMMU_NSGFSYNR0_ATS_MASK    0X00000040

#define SMMU500_SMMU_NSGFSYNR0_IND_SHIFT   3
#define SMMU500_SMMU_NSGFSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_NSGFSYNR0_IND_MASK    0X00000008

#define SMMU500_SMMU_NSGFSYNR0_PNU_SHIFT   2
#define SMMU500_SMMU_NSGFSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_NSGFSYNR0_PNU_MASK    0X00000004

#define SMMU500_SMMU_NSGFSYNR0_WNR_SHIFT   1
#define SMMU500_SMMU_NSGFSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_NSGFSYNR0_WNR_MASK    0X00000002

#define SMMU500_SMMU_NSGFSYNR0_NESTED_SHIFT   0
#define SMMU500_SMMU_NSGFSYNR0_NESTED_WIDTH   1
#define SMMU500_SMMU_NSGFSYNR0_NESTED_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_NSGFSYNDR1
 */
#define SMMU500_SMMU_NSGFSYNDR1    ( ( SMMU500_BASEADDR ) + 0X00000454 )

#define SMMU500_SMMU_NSGFSYNDR1_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_NSGFSYNDR1_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_NSGFSYNDR1_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_NSGFSYNDR1_STREAMID_SHIFT   0
#define SMMU500_SMMU_NSGFSYNDR1_STREAMID_WIDTH   15
#define SMMU500_SMMU_NSGFSYNDR1_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_NSTLBGSYNC
 */
#define SMMU500_SMMU_NSTLBGSYNC    ( ( SMMU500_BASEADDR ) + 0X00000470 )

#define SMMU500_SMMU_NSTLBGSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_NSTLBGSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_NSTLBGSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_NSTLBGSTATUS
 */
#define SMMU500_SMMU_NSTLBGSTATUS    ( ( SMMU500_BASEADDR ) + 0X00000474 )

#define SMMU500_SMMU_NSTLBGSTATUS_GSACTIVE_SHIFT   0
#define SMMU500_SMMU_NSTLBGSTATUS_GSACTIVE_WIDTH   1
#define SMMU500_SMMU_NSTLBGSTATUS_GSACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_SMR0
 */
#define SMMU500_SMMU_SMR0    ( ( SMMU500_BASEADDR ) + 0X00000800 )

#define SMMU500_SMMU_SMR0_VALID_SHIFT   31
#define SMMU500_SMMU_SMR0_VALID_WIDTH   1
#define SMMU500_SMMU_SMR0_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR0_MASK_SHIFT   16
#define SMMU500_SMMU_SMR0_MASK_WIDTH   15
#define SMMU500_SMMU_SMR0_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR0_ID_SHIFT   0
#define SMMU500_SMMU_SMR0_ID_WIDTH   15
#define SMMU500_SMMU_SMR0_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR1
 */
#define SMMU500_SMMU_SMR1    ( ( SMMU500_BASEADDR ) + 0X00000804 )

#define SMMU500_SMMU_SMR1_VALID_SHIFT   31
#define SMMU500_SMMU_SMR1_VALID_WIDTH   1
#define SMMU500_SMMU_SMR1_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR1_MASK_SHIFT   16
#define SMMU500_SMMU_SMR1_MASK_WIDTH   15
#define SMMU500_SMMU_SMR1_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR1_ID_SHIFT   0
#define SMMU500_SMMU_SMR1_ID_WIDTH   15
#define SMMU500_SMMU_SMR1_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR2
 */
#define SMMU500_SMMU_SMR2    ( ( SMMU500_BASEADDR ) + 0X00000808 )

#define SMMU500_SMMU_SMR2_VALID_SHIFT   31
#define SMMU500_SMMU_SMR2_VALID_WIDTH   1
#define SMMU500_SMMU_SMR2_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR2_MASK_SHIFT   16
#define SMMU500_SMMU_SMR2_MASK_WIDTH   15
#define SMMU500_SMMU_SMR2_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR2_ID_SHIFT   0
#define SMMU500_SMMU_SMR2_ID_WIDTH   15
#define SMMU500_SMMU_SMR2_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR3
 */
#define SMMU500_SMMU_SMR3    ( ( SMMU500_BASEADDR ) + 0X0000080C )

#define SMMU500_SMMU_SMR3_VALID_SHIFT   31
#define SMMU500_SMMU_SMR3_VALID_WIDTH   1
#define SMMU500_SMMU_SMR3_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR3_MASK_SHIFT   16
#define SMMU500_SMMU_SMR3_MASK_WIDTH   15
#define SMMU500_SMMU_SMR3_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR3_ID_SHIFT   0
#define SMMU500_SMMU_SMR3_ID_WIDTH   15
#define SMMU500_SMMU_SMR3_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR4
 */
#define SMMU500_SMMU_SMR4    ( ( SMMU500_BASEADDR ) + 0X00000810 )

#define SMMU500_SMMU_SMR4_VALID_SHIFT   31
#define SMMU500_SMMU_SMR4_VALID_WIDTH   1
#define SMMU500_SMMU_SMR4_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR4_MASK_SHIFT   16
#define SMMU500_SMMU_SMR4_MASK_WIDTH   15
#define SMMU500_SMMU_SMR4_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR4_ID_SHIFT   0
#define SMMU500_SMMU_SMR4_ID_WIDTH   15
#define SMMU500_SMMU_SMR4_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR5
 */
#define SMMU500_SMMU_SMR5    ( ( SMMU500_BASEADDR ) + 0X00000814 )

#define SMMU500_SMMU_SMR5_VALID_SHIFT   31
#define SMMU500_SMMU_SMR5_VALID_WIDTH   1
#define SMMU500_SMMU_SMR5_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR5_MASK_SHIFT   16
#define SMMU500_SMMU_SMR5_MASK_WIDTH   15
#define SMMU500_SMMU_SMR5_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR5_ID_SHIFT   0
#define SMMU500_SMMU_SMR5_ID_WIDTH   15
#define SMMU500_SMMU_SMR5_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR6
 */
#define SMMU500_SMMU_SMR6    ( ( SMMU500_BASEADDR ) + 0X00000818 )

#define SMMU500_SMMU_SMR6_VALID_SHIFT   31
#define SMMU500_SMMU_SMR6_VALID_WIDTH   1
#define SMMU500_SMMU_SMR6_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR6_MASK_SHIFT   16
#define SMMU500_SMMU_SMR6_MASK_WIDTH   15
#define SMMU500_SMMU_SMR6_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR6_ID_SHIFT   0
#define SMMU500_SMMU_SMR6_ID_WIDTH   15
#define SMMU500_SMMU_SMR6_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR7
 */
#define SMMU500_SMMU_SMR7    ( ( SMMU500_BASEADDR ) + 0X0000081C )

#define SMMU500_SMMU_SMR7_VALID_SHIFT   31
#define SMMU500_SMMU_SMR7_VALID_WIDTH   1
#define SMMU500_SMMU_SMR7_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR7_MASK_SHIFT   16
#define SMMU500_SMMU_SMR7_MASK_WIDTH   15
#define SMMU500_SMMU_SMR7_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR7_ID_SHIFT   0
#define SMMU500_SMMU_SMR7_ID_WIDTH   15
#define SMMU500_SMMU_SMR7_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR8
 */
#define SMMU500_SMMU_SMR8    ( ( SMMU500_BASEADDR ) + 0X00000820 )

#define SMMU500_SMMU_SMR8_VALID_SHIFT   31
#define SMMU500_SMMU_SMR8_VALID_WIDTH   1
#define SMMU500_SMMU_SMR8_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR8_MASK_SHIFT   16
#define SMMU500_SMMU_SMR8_MASK_WIDTH   15
#define SMMU500_SMMU_SMR8_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR8_ID_SHIFT   0
#define SMMU500_SMMU_SMR8_ID_WIDTH   15
#define SMMU500_SMMU_SMR8_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR9
 */
#define SMMU500_SMMU_SMR9    ( ( SMMU500_BASEADDR ) + 0X00000824 )

#define SMMU500_SMMU_SMR9_VALID_SHIFT   31
#define SMMU500_SMMU_SMR9_VALID_WIDTH   1
#define SMMU500_SMMU_SMR9_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR9_MASK_SHIFT   16
#define SMMU500_SMMU_SMR9_MASK_WIDTH   15
#define SMMU500_SMMU_SMR9_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR9_ID_SHIFT   0
#define SMMU500_SMMU_SMR9_ID_WIDTH   15
#define SMMU500_SMMU_SMR9_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR10
 */
#define SMMU500_SMMU_SMR10    ( ( SMMU500_BASEADDR ) + 0X00000828 )

#define SMMU500_SMMU_SMR10_VALID_SHIFT   31
#define SMMU500_SMMU_SMR10_VALID_WIDTH   1
#define SMMU500_SMMU_SMR10_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR10_MASK_SHIFT   16
#define SMMU500_SMMU_SMR10_MASK_WIDTH   15
#define SMMU500_SMMU_SMR10_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR10_ID_SHIFT   0
#define SMMU500_SMMU_SMR10_ID_WIDTH   15
#define SMMU500_SMMU_SMR10_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR11
 */
#define SMMU500_SMMU_SMR11    ( ( SMMU500_BASEADDR ) + 0X0000082C )

#define SMMU500_SMMU_SMR11_VALID_SHIFT   31
#define SMMU500_SMMU_SMR11_VALID_WIDTH   1
#define SMMU500_SMMU_SMR11_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR11_MASK_SHIFT   16
#define SMMU500_SMMU_SMR11_MASK_WIDTH   15
#define SMMU500_SMMU_SMR11_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR11_ID_SHIFT   0
#define SMMU500_SMMU_SMR11_ID_WIDTH   15
#define SMMU500_SMMU_SMR11_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR12
 */
#define SMMU500_SMMU_SMR12    ( ( SMMU500_BASEADDR ) + 0X00000830 )

#define SMMU500_SMMU_SMR12_VALID_SHIFT   31
#define SMMU500_SMMU_SMR12_VALID_WIDTH   1
#define SMMU500_SMMU_SMR12_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR12_MASK_SHIFT   16
#define SMMU500_SMMU_SMR12_MASK_WIDTH   15
#define SMMU500_SMMU_SMR12_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR12_ID_SHIFT   0
#define SMMU500_SMMU_SMR12_ID_WIDTH   15
#define SMMU500_SMMU_SMR12_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR13
 */
#define SMMU500_SMMU_SMR13    ( ( SMMU500_BASEADDR ) + 0X00000834 )

#define SMMU500_SMMU_SMR13_VALID_SHIFT   31
#define SMMU500_SMMU_SMR13_VALID_WIDTH   1
#define SMMU500_SMMU_SMR13_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR13_MASK_SHIFT   16
#define SMMU500_SMMU_SMR13_MASK_WIDTH   15
#define SMMU500_SMMU_SMR13_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR13_ID_SHIFT   0
#define SMMU500_SMMU_SMR13_ID_WIDTH   15
#define SMMU500_SMMU_SMR13_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR14
 */
#define SMMU500_SMMU_SMR14    ( ( SMMU500_BASEADDR ) + 0X00000838 )

#define SMMU500_SMMU_SMR14_VALID_SHIFT   31
#define SMMU500_SMMU_SMR14_VALID_WIDTH   1
#define SMMU500_SMMU_SMR14_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR14_MASK_SHIFT   16
#define SMMU500_SMMU_SMR14_MASK_WIDTH   15
#define SMMU500_SMMU_SMR14_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR14_ID_SHIFT   0
#define SMMU500_SMMU_SMR14_ID_WIDTH   15
#define SMMU500_SMMU_SMR14_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR15
 */
#define SMMU500_SMMU_SMR15    ( ( SMMU500_BASEADDR ) + 0X0000083C )

#define SMMU500_SMMU_SMR15_VALID_SHIFT   31
#define SMMU500_SMMU_SMR15_VALID_WIDTH   1
#define SMMU500_SMMU_SMR15_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR15_MASK_SHIFT   16
#define SMMU500_SMMU_SMR15_MASK_WIDTH   15
#define SMMU500_SMMU_SMR15_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR15_ID_SHIFT   0
#define SMMU500_SMMU_SMR15_ID_WIDTH   15
#define SMMU500_SMMU_SMR15_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR16
 */
#define SMMU500_SMMU_SMR16    ( ( SMMU500_BASEADDR ) + 0X00000840 )

#define SMMU500_SMMU_SMR16_VALID_SHIFT   31
#define SMMU500_SMMU_SMR16_VALID_WIDTH   1
#define SMMU500_SMMU_SMR16_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR16_MASK_SHIFT   16
#define SMMU500_SMMU_SMR16_MASK_WIDTH   15
#define SMMU500_SMMU_SMR16_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR16_ID_SHIFT   0
#define SMMU500_SMMU_SMR16_ID_WIDTH   15
#define SMMU500_SMMU_SMR16_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR17
 */
#define SMMU500_SMMU_SMR17    ( ( SMMU500_BASEADDR ) + 0X00000844 )

#define SMMU500_SMMU_SMR17_VALID_SHIFT   31
#define SMMU500_SMMU_SMR17_VALID_WIDTH   1
#define SMMU500_SMMU_SMR17_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR17_MASK_SHIFT   16
#define SMMU500_SMMU_SMR17_MASK_WIDTH   15
#define SMMU500_SMMU_SMR17_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR17_ID_SHIFT   0
#define SMMU500_SMMU_SMR17_ID_WIDTH   15
#define SMMU500_SMMU_SMR17_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR18
 */
#define SMMU500_SMMU_SMR18    ( ( SMMU500_BASEADDR ) + 0X00000848 )

#define SMMU500_SMMU_SMR18_VALID_SHIFT   31
#define SMMU500_SMMU_SMR18_VALID_WIDTH   1
#define SMMU500_SMMU_SMR18_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR18_MASK_SHIFT   16
#define SMMU500_SMMU_SMR18_MASK_WIDTH   15
#define SMMU500_SMMU_SMR18_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR18_ID_SHIFT   0
#define SMMU500_SMMU_SMR18_ID_WIDTH   15
#define SMMU500_SMMU_SMR18_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR19
 */
#define SMMU500_SMMU_SMR19    ( ( SMMU500_BASEADDR ) + 0X0000084C )

#define SMMU500_SMMU_SMR19_VALID_SHIFT   31
#define SMMU500_SMMU_SMR19_VALID_WIDTH   1
#define SMMU500_SMMU_SMR19_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR19_MASK_SHIFT   16
#define SMMU500_SMMU_SMR19_MASK_WIDTH   15
#define SMMU500_SMMU_SMR19_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR19_ID_SHIFT   0
#define SMMU500_SMMU_SMR19_ID_WIDTH   15
#define SMMU500_SMMU_SMR19_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR20
 */
#define SMMU500_SMMU_SMR20    ( ( SMMU500_BASEADDR ) + 0X00000850 )

#define SMMU500_SMMU_SMR20_VALID_SHIFT   31
#define SMMU500_SMMU_SMR20_VALID_WIDTH   1
#define SMMU500_SMMU_SMR20_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR20_MASK_SHIFT   16
#define SMMU500_SMMU_SMR20_MASK_WIDTH   15
#define SMMU500_SMMU_SMR20_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR20_ID_SHIFT   0
#define SMMU500_SMMU_SMR20_ID_WIDTH   15
#define SMMU500_SMMU_SMR20_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR21
 */
#define SMMU500_SMMU_SMR21    ( ( SMMU500_BASEADDR ) + 0X00000854 )

#define SMMU500_SMMU_SMR21_VALID_SHIFT   31
#define SMMU500_SMMU_SMR21_VALID_WIDTH   1
#define SMMU500_SMMU_SMR21_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR21_MASK_SHIFT   16
#define SMMU500_SMMU_SMR21_MASK_WIDTH   15
#define SMMU500_SMMU_SMR21_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR21_ID_SHIFT   0
#define SMMU500_SMMU_SMR21_ID_WIDTH   15
#define SMMU500_SMMU_SMR21_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR22
 */
#define SMMU500_SMMU_SMR22    ( ( SMMU500_BASEADDR ) + 0X00000858 )

#define SMMU500_SMMU_SMR22_VALID_SHIFT   31
#define SMMU500_SMMU_SMR22_VALID_WIDTH   1
#define SMMU500_SMMU_SMR22_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR22_MASK_SHIFT   16
#define SMMU500_SMMU_SMR22_MASK_WIDTH   15
#define SMMU500_SMMU_SMR22_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR22_ID_SHIFT   0
#define SMMU500_SMMU_SMR22_ID_WIDTH   15
#define SMMU500_SMMU_SMR22_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR23
 */
#define SMMU500_SMMU_SMR23    ( ( SMMU500_BASEADDR ) + 0X0000085C )

#define SMMU500_SMMU_SMR23_VALID_SHIFT   31
#define SMMU500_SMMU_SMR23_VALID_WIDTH   1
#define SMMU500_SMMU_SMR23_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR23_MASK_SHIFT   16
#define SMMU500_SMMU_SMR23_MASK_WIDTH   15
#define SMMU500_SMMU_SMR23_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR23_ID_SHIFT   0
#define SMMU500_SMMU_SMR23_ID_WIDTH   15
#define SMMU500_SMMU_SMR23_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR24
 */
#define SMMU500_SMMU_SMR24    ( ( SMMU500_BASEADDR ) + 0X00000860 )

#define SMMU500_SMMU_SMR24_VALID_SHIFT   31
#define SMMU500_SMMU_SMR24_VALID_WIDTH   1
#define SMMU500_SMMU_SMR24_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR24_MASK_SHIFT   16
#define SMMU500_SMMU_SMR24_MASK_WIDTH   15
#define SMMU500_SMMU_SMR24_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR24_ID_SHIFT   0
#define SMMU500_SMMU_SMR24_ID_WIDTH   15
#define SMMU500_SMMU_SMR24_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR25
 */
#define SMMU500_SMMU_SMR25    ( ( SMMU500_BASEADDR ) + 0X00000864 )

#define SMMU500_SMMU_SMR25_VALID_SHIFT   31
#define SMMU500_SMMU_SMR25_VALID_WIDTH   1
#define SMMU500_SMMU_SMR25_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR25_MASK_SHIFT   16
#define SMMU500_SMMU_SMR25_MASK_WIDTH   15
#define SMMU500_SMMU_SMR25_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR25_ID_SHIFT   0
#define SMMU500_SMMU_SMR25_ID_WIDTH   15
#define SMMU500_SMMU_SMR25_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR26
 */
#define SMMU500_SMMU_SMR26    ( ( SMMU500_BASEADDR ) + 0X00000868 )

#define SMMU500_SMMU_SMR26_VALID_SHIFT   31
#define SMMU500_SMMU_SMR26_VALID_WIDTH   1
#define SMMU500_SMMU_SMR26_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR26_MASK_SHIFT   16
#define SMMU500_SMMU_SMR26_MASK_WIDTH   15
#define SMMU500_SMMU_SMR26_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR26_ID_SHIFT   0
#define SMMU500_SMMU_SMR26_ID_WIDTH   15
#define SMMU500_SMMU_SMR26_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR27
 */
#define SMMU500_SMMU_SMR27    ( ( SMMU500_BASEADDR ) + 0X0000086C )

#define SMMU500_SMMU_SMR27_VALID_SHIFT   31
#define SMMU500_SMMU_SMR27_VALID_WIDTH   1
#define SMMU500_SMMU_SMR27_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR27_MASK_SHIFT   16
#define SMMU500_SMMU_SMR27_MASK_WIDTH   15
#define SMMU500_SMMU_SMR27_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR27_ID_SHIFT   0
#define SMMU500_SMMU_SMR27_ID_WIDTH   15
#define SMMU500_SMMU_SMR27_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR28
 */
#define SMMU500_SMMU_SMR28    ( ( SMMU500_BASEADDR ) + 0X00000870 )

#define SMMU500_SMMU_SMR28_VALID_SHIFT   31
#define SMMU500_SMMU_SMR28_VALID_WIDTH   1
#define SMMU500_SMMU_SMR28_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR28_MASK_SHIFT   16
#define SMMU500_SMMU_SMR28_MASK_WIDTH   15
#define SMMU500_SMMU_SMR28_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR28_ID_SHIFT   0
#define SMMU500_SMMU_SMR28_ID_WIDTH   15
#define SMMU500_SMMU_SMR28_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR29
 */
#define SMMU500_SMMU_SMR29    ( ( SMMU500_BASEADDR ) + 0X00000874 )

#define SMMU500_SMMU_SMR29_VALID_SHIFT   31
#define SMMU500_SMMU_SMR29_VALID_WIDTH   1
#define SMMU500_SMMU_SMR29_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR29_MASK_SHIFT   16
#define SMMU500_SMMU_SMR29_MASK_WIDTH   15
#define SMMU500_SMMU_SMR29_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR29_ID_SHIFT   0
#define SMMU500_SMMU_SMR29_ID_WIDTH   15
#define SMMU500_SMMU_SMR29_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR30
 */
#define SMMU500_SMMU_SMR30    ( ( SMMU500_BASEADDR ) + 0X00000878 )

#define SMMU500_SMMU_SMR30_VALID_SHIFT   31
#define SMMU500_SMMU_SMR30_VALID_WIDTH   1
#define SMMU500_SMMU_SMR30_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR30_MASK_SHIFT   16
#define SMMU500_SMMU_SMR30_MASK_WIDTH   15
#define SMMU500_SMMU_SMR30_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR30_ID_SHIFT   0
#define SMMU500_SMMU_SMR30_ID_WIDTH   15
#define SMMU500_SMMU_SMR30_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR31
 */
#define SMMU500_SMMU_SMR31    ( ( SMMU500_BASEADDR ) + 0X0000087C )

#define SMMU500_SMMU_SMR31_VALID_SHIFT   31
#define SMMU500_SMMU_SMR31_VALID_WIDTH   1
#define SMMU500_SMMU_SMR31_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR31_MASK_SHIFT   16
#define SMMU500_SMMU_SMR31_MASK_WIDTH   15
#define SMMU500_SMMU_SMR31_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR31_ID_SHIFT   0
#define SMMU500_SMMU_SMR31_ID_WIDTH   15
#define SMMU500_SMMU_SMR31_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR32
 */
#define SMMU500_SMMU_SMR32    ( ( SMMU500_BASEADDR ) + 0X00000880 )

#define SMMU500_SMMU_SMR32_VALID_SHIFT   31
#define SMMU500_SMMU_SMR32_VALID_WIDTH   1
#define SMMU500_SMMU_SMR32_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR32_MASK_SHIFT   16
#define SMMU500_SMMU_SMR32_MASK_WIDTH   15
#define SMMU500_SMMU_SMR32_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR32_ID_SHIFT   0
#define SMMU500_SMMU_SMR32_ID_WIDTH   15
#define SMMU500_SMMU_SMR32_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR33
 */
#define SMMU500_SMMU_SMR33    ( ( SMMU500_BASEADDR ) + 0X00000884 )

#define SMMU500_SMMU_SMR33_VALID_SHIFT   31
#define SMMU500_SMMU_SMR33_VALID_WIDTH   1
#define SMMU500_SMMU_SMR33_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR33_MASK_SHIFT   16
#define SMMU500_SMMU_SMR33_MASK_WIDTH   15
#define SMMU500_SMMU_SMR33_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR33_ID_SHIFT   0
#define SMMU500_SMMU_SMR33_ID_WIDTH   15
#define SMMU500_SMMU_SMR33_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR34
 */
#define SMMU500_SMMU_SMR34    ( ( SMMU500_BASEADDR ) + 0X00000888 )

#define SMMU500_SMMU_SMR34_VALID_SHIFT   31
#define SMMU500_SMMU_SMR34_VALID_WIDTH   1
#define SMMU500_SMMU_SMR34_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR34_MASK_SHIFT   16
#define SMMU500_SMMU_SMR34_MASK_WIDTH   15
#define SMMU500_SMMU_SMR34_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR34_ID_SHIFT   0
#define SMMU500_SMMU_SMR34_ID_WIDTH   15
#define SMMU500_SMMU_SMR34_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR35
 */
#define SMMU500_SMMU_SMR35    ( ( SMMU500_BASEADDR ) + 0X0000088C )

#define SMMU500_SMMU_SMR35_VALID_SHIFT   31
#define SMMU500_SMMU_SMR35_VALID_WIDTH   1
#define SMMU500_SMMU_SMR35_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR35_MASK_SHIFT   16
#define SMMU500_SMMU_SMR35_MASK_WIDTH   15
#define SMMU500_SMMU_SMR35_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR35_ID_SHIFT   0
#define SMMU500_SMMU_SMR35_ID_WIDTH   15
#define SMMU500_SMMU_SMR35_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR36
 */
#define SMMU500_SMMU_SMR36    ( ( SMMU500_BASEADDR ) + 0X00000890 )

#define SMMU500_SMMU_SMR36_VALID_SHIFT   31
#define SMMU500_SMMU_SMR36_VALID_WIDTH   1
#define SMMU500_SMMU_SMR36_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR36_MASK_SHIFT   16
#define SMMU500_SMMU_SMR36_MASK_WIDTH   15
#define SMMU500_SMMU_SMR36_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR36_ID_SHIFT   0
#define SMMU500_SMMU_SMR36_ID_WIDTH   15
#define SMMU500_SMMU_SMR36_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR37
 */
#define SMMU500_SMMU_SMR37    ( ( SMMU500_BASEADDR ) + 0X00000894 )

#define SMMU500_SMMU_SMR37_VALID_SHIFT   31
#define SMMU500_SMMU_SMR37_VALID_WIDTH   1
#define SMMU500_SMMU_SMR37_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR37_MASK_SHIFT   16
#define SMMU500_SMMU_SMR37_MASK_WIDTH   15
#define SMMU500_SMMU_SMR37_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR37_ID_SHIFT   0
#define SMMU500_SMMU_SMR37_ID_WIDTH   15
#define SMMU500_SMMU_SMR37_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR38
 */
#define SMMU500_SMMU_SMR38    ( ( SMMU500_BASEADDR ) + 0X00000898 )

#define SMMU500_SMMU_SMR38_VALID_SHIFT   31
#define SMMU500_SMMU_SMR38_VALID_WIDTH   1
#define SMMU500_SMMU_SMR38_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR38_MASK_SHIFT   16
#define SMMU500_SMMU_SMR38_MASK_WIDTH   15
#define SMMU500_SMMU_SMR38_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR38_ID_SHIFT   0
#define SMMU500_SMMU_SMR38_ID_WIDTH   15
#define SMMU500_SMMU_SMR38_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR39
 */
#define SMMU500_SMMU_SMR39    ( ( SMMU500_BASEADDR ) + 0X0000089C )

#define SMMU500_SMMU_SMR39_VALID_SHIFT   31
#define SMMU500_SMMU_SMR39_VALID_WIDTH   1
#define SMMU500_SMMU_SMR39_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR39_MASK_SHIFT   16
#define SMMU500_SMMU_SMR39_MASK_WIDTH   15
#define SMMU500_SMMU_SMR39_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR39_ID_SHIFT   0
#define SMMU500_SMMU_SMR39_ID_WIDTH   15
#define SMMU500_SMMU_SMR39_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR40
 */
#define SMMU500_SMMU_SMR40    ( ( SMMU500_BASEADDR ) + 0X000008A0 )

#define SMMU500_SMMU_SMR40_VALID_SHIFT   31
#define SMMU500_SMMU_SMR40_VALID_WIDTH   1
#define SMMU500_SMMU_SMR40_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR40_MASK_SHIFT   16
#define SMMU500_SMMU_SMR40_MASK_WIDTH   15
#define SMMU500_SMMU_SMR40_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR40_ID_SHIFT   0
#define SMMU500_SMMU_SMR40_ID_WIDTH   15
#define SMMU500_SMMU_SMR40_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR41
 */
#define SMMU500_SMMU_SMR41    ( ( SMMU500_BASEADDR ) + 0X000008A4 )

#define SMMU500_SMMU_SMR41_VALID_SHIFT   31
#define SMMU500_SMMU_SMR41_VALID_WIDTH   1
#define SMMU500_SMMU_SMR41_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR41_MASK_SHIFT   16
#define SMMU500_SMMU_SMR41_MASK_WIDTH   15
#define SMMU500_SMMU_SMR41_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR41_ID_SHIFT   0
#define SMMU500_SMMU_SMR41_ID_WIDTH   15
#define SMMU500_SMMU_SMR41_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR42
 */
#define SMMU500_SMMU_SMR42    ( ( SMMU500_BASEADDR ) + 0X000008A8 )

#define SMMU500_SMMU_SMR42_VALID_SHIFT   31
#define SMMU500_SMMU_SMR42_VALID_WIDTH   1
#define SMMU500_SMMU_SMR42_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR42_MASK_SHIFT   16
#define SMMU500_SMMU_SMR42_MASK_WIDTH   15
#define SMMU500_SMMU_SMR42_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR42_ID_SHIFT   0
#define SMMU500_SMMU_SMR42_ID_WIDTH   15
#define SMMU500_SMMU_SMR42_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR43
 */
#define SMMU500_SMMU_SMR43    ( ( SMMU500_BASEADDR ) + 0X000008AC )

#define SMMU500_SMMU_SMR43_VALID_SHIFT   31
#define SMMU500_SMMU_SMR43_VALID_WIDTH   1
#define SMMU500_SMMU_SMR43_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR43_MASK_SHIFT   16
#define SMMU500_SMMU_SMR43_MASK_WIDTH   15
#define SMMU500_SMMU_SMR43_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR43_ID_SHIFT   0
#define SMMU500_SMMU_SMR43_ID_WIDTH   15
#define SMMU500_SMMU_SMR43_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR44
 */
#define SMMU500_SMMU_SMR44    ( ( SMMU500_BASEADDR ) + 0X000008B0 )

#define SMMU500_SMMU_SMR44_VALID_SHIFT   31
#define SMMU500_SMMU_SMR44_VALID_WIDTH   1
#define SMMU500_SMMU_SMR44_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR44_MASK_SHIFT   16
#define SMMU500_SMMU_SMR44_MASK_WIDTH   15
#define SMMU500_SMMU_SMR44_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR44_ID_SHIFT   0
#define SMMU500_SMMU_SMR44_ID_WIDTH   15
#define SMMU500_SMMU_SMR44_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR45
 */
#define SMMU500_SMMU_SMR45    ( ( SMMU500_BASEADDR ) + 0X000008B4 )

#define SMMU500_SMMU_SMR45_VALID_SHIFT   31
#define SMMU500_SMMU_SMR45_VALID_WIDTH   1
#define SMMU500_SMMU_SMR45_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR45_MASK_SHIFT   16
#define SMMU500_SMMU_SMR45_MASK_WIDTH   15
#define SMMU500_SMMU_SMR45_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR45_ID_SHIFT   0
#define SMMU500_SMMU_SMR45_ID_WIDTH   15
#define SMMU500_SMMU_SMR45_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR46
 */
#define SMMU500_SMMU_SMR46    ( ( SMMU500_BASEADDR ) + 0X000008B8 )

#define SMMU500_SMMU_SMR46_VALID_SHIFT   31
#define SMMU500_SMMU_SMR46_VALID_WIDTH   1
#define SMMU500_SMMU_SMR46_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR46_MASK_SHIFT   16
#define SMMU500_SMMU_SMR46_MASK_WIDTH   15
#define SMMU500_SMMU_SMR46_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR46_ID_SHIFT   0
#define SMMU500_SMMU_SMR46_ID_WIDTH   15
#define SMMU500_SMMU_SMR46_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_SMR47
 */
#define SMMU500_SMMU_SMR47    ( ( SMMU500_BASEADDR ) + 0X000008BC )

#define SMMU500_SMMU_SMR47_VALID_SHIFT   31
#define SMMU500_SMMU_SMR47_VALID_WIDTH   1
#define SMMU500_SMMU_SMR47_VALID_MASK    0X80000000

#define SMMU500_SMMU_SMR47_MASK_SHIFT   16
#define SMMU500_SMMU_SMR47_MASK_WIDTH   15
#define SMMU500_SMMU_SMR47_MASK_MASK    0X7FFF0000

#define SMMU500_SMMU_SMR47_ID_SHIFT   0
#define SMMU500_SMMU_SMR47_ID_WIDTH   15
#define SMMU500_SMMU_SMR47_ID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_S2CR0
 */
#define SMMU500_SMMU_S2CR0    ( ( SMMU500_BASEADDR ) + 0X00000C00 )

#define SMMU500_SMMU_S2CR0_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR0_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR0_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR0_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR0_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR0_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR0_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR0_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR0_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR0_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR0_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR0_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR0_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR0_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR0_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR0_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR0_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR0_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR0_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR0_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR0_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR0_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR0_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR0_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR0_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR0_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR0_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR0_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR0_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR0_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR0_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR0_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR0_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR0_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR0_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR0_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR1
 */
#define SMMU500_SMMU_S2CR1    ( ( SMMU500_BASEADDR ) + 0X00000C04 )

#define SMMU500_SMMU_S2CR1_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR1_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR1_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR1_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR1_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR1_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR1_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR1_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR1_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR1_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR1_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR1_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR1_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR1_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR1_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR1_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR1_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR1_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR1_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR1_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR1_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR1_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR1_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR1_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR1_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR1_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR1_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR1_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR1_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR1_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR1_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR1_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR1_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR1_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR1_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR1_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR2
 */
#define SMMU500_SMMU_S2CR2    ( ( SMMU500_BASEADDR ) + 0X00000C08 )

#define SMMU500_SMMU_S2CR2_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR2_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR2_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR2_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR2_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR2_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR2_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR2_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR2_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR2_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR2_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR2_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR2_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR2_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR2_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR2_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR2_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR2_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR2_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR2_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR2_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR2_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR2_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR2_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR2_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR2_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR2_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR2_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR2_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR2_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR2_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR2_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR2_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR2_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR2_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR2_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR3
 */
#define SMMU500_SMMU_S2CR3    ( ( SMMU500_BASEADDR ) + 0X00000C0C )

#define SMMU500_SMMU_S2CR3_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR3_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR3_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR3_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR3_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR3_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR3_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR3_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR3_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR3_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR3_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR3_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR3_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR3_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR3_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR3_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR3_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR3_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR3_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR3_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR3_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR3_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR3_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR3_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR3_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR3_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR3_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR3_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR3_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR3_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR3_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR3_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR3_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR3_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR3_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR3_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR4
 */
#define SMMU500_SMMU_S2CR4    ( ( SMMU500_BASEADDR ) + 0X00000C10 )

#define SMMU500_SMMU_S2CR4_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR4_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR4_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR4_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR4_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR4_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR4_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR4_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR4_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR4_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR4_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR4_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR4_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR4_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR4_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR4_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR4_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR4_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR4_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR4_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR4_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR4_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR4_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR4_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR4_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR4_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR4_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR4_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR4_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR4_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR4_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR4_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR4_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR4_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR4_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR4_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR5
 */
#define SMMU500_SMMU_S2CR5    ( ( SMMU500_BASEADDR ) + 0X00000C14 )

#define SMMU500_SMMU_S2CR5_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR5_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR5_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR5_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR5_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR5_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR5_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR5_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR5_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR5_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR5_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR5_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR5_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR5_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR5_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR5_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR5_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR5_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR5_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR5_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR5_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR5_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR5_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR5_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR5_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR5_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR5_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR5_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR5_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR5_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR5_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR5_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR5_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR5_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR5_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR5_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR6
 */
#define SMMU500_SMMU_S2CR6    ( ( SMMU500_BASEADDR ) + 0X00000C18 )

#define SMMU500_SMMU_S2CR6_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR6_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR6_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR6_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR6_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR6_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR6_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR6_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR6_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR6_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR6_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR6_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR6_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR6_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR6_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR6_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR6_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR6_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR6_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR6_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR6_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR6_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR6_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR6_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR6_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR6_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR6_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR6_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR6_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR6_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR6_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR6_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR6_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR6_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR6_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR6_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR7
 */
#define SMMU500_SMMU_S2CR7    ( ( SMMU500_BASEADDR ) + 0X00000C1C )

#define SMMU500_SMMU_S2CR7_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR7_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR7_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR7_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR7_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR7_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR7_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR7_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR7_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR7_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR7_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR7_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR7_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR7_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR7_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR7_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR7_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR7_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR7_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR7_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR7_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR7_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR7_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR7_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR7_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR7_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR7_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR7_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR7_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR7_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR7_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR7_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR7_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR7_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR7_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR7_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR8
 */
#define SMMU500_SMMU_S2CR8    ( ( SMMU500_BASEADDR ) + 0X00000C20 )

#define SMMU500_SMMU_S2CR8_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR8_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR8_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR8_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR8_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR8_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR8_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR8_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR8_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR8_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR8_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR8_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR8_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR8_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR8_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR8_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR8_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR8_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR8_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR8_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR8_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR8_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR8_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR8_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR8_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR8_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR8_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR8_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR8_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR8_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR8_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR8_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR8_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR8_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR8_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR8_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR9
 */
#define SMMU500_SMMU_S2CR9    ( ( SMMU500_BASEADDR ) + 0X00000C24 )

#define SMMU500_SMMU_S2CR9_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR9_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR9_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR9_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR9_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR9_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR9_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR9_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR9_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR9_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR9_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR9_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR9_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR9_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR9_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR9_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR9_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR9_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR9_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR9_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR9_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR9_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR9_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR9_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR9_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR9_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR9_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR9_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR9_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR9_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR9_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR9_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR9_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR9_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR9_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR9_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR10
 */
#define SMMU500_SMMU_S2CR10    ( ( SMMU500_BASEADDR ) + 0X00000C28 )

#define SMMU500_SMMU_S2CR10_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR10_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR10_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR10_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR10_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR10_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR10_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR10_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR10_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR10_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR10_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR10_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR10_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR10_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR10_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR10_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR10_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR10_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR10_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR10_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR10_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR10_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR10_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR10_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR10_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR10_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR10_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR10_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR10_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR10_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR10_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR10_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR10_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR10_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR10_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR10_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR11
 */
#define SMMU500_SMMU_S2CR11    ( ( SMMU500_BASEADDR ) + 0X00000C2C )

#define SMMU500_SMMU_S2CR11_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR11_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR11_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR11_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR11_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR11_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR11_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR11_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR11_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR11_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR11_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR11_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR11_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR11_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR11_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR11_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR11_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR11_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR11_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR11_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR11_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR11_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR11_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR11_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR11_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR11_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR11_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR11_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR11_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR11_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR11_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR11_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR11_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR11_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR11_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR11_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR12
 */
#define SMMU500_SMMU_S2CR12    ( ( SMMU500_BASEADDR ) + 0X00000C30 )

#define SMMU500_SMMU_S2CR12_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR12_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR12_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR12_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR12_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR12_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR12_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR12_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR12_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR12_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR12_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR12_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR12_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR12_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR12_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR12_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR12_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR12_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR12_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR12_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR12_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR12_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR12_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR12_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR12_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR12_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR12_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR12_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR12_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR12_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR12_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR12_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR12_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR12_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR12_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR12_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR13
 */
#define SMMU500_SMMU_S2CR13    ( ( SMMU500_BASEADDR ) + 0X00000C34 )

#define SMMU500_SMMU_S2CR13_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR13_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR13_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR13_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR13_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR13_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR13_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR13_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR13_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR13_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR13_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR13_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR13_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR13_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR13_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR13_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR13_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR13_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR13_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR13_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR13_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR13_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR13_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR13_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR13_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR13_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR13_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR13_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR13_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR13_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR13_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR13_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR13_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR13_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR13_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR13_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR14
 */
#define SMMU500_SMMU_S2CR14    ( ( SMMU500_BASEADDR ) + 0X00000C38 )

#define SMMU500_SMMU_S2CR14_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR14_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR14_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR14_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR14_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR14_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR14_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR14_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR14_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR14_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR14_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR14_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR14_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR14_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR14_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR14_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR14_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR14_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR14_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR14_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR14_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR14_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR14_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR14_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR14_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR14_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR14_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR14_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR14_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR14_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR14_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR14_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR14_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR14_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR14_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR14_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR15
 */
#define SMMU500_SMMU_S2CR15    ( ( SMMU500_BASEADDR ) + 0X00000C3C )

#define SMMU500_SMMU_S2CR15_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR15_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR15_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR15_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR15_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR15_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR15_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR15_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR15_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR15_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR15_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR15_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR15_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR15_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR15_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR15_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR15_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR15_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR15_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR15_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR15_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR15_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR15_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR15_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR15_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR15_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR15_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR15_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR15_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR15_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR15_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR15_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR15_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR15_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR15_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR15_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR16
 */
#define SMMU500_SMMU_S2CR16    ( ( SMMU500_BASEADDR ) + 0X00000C40 )

#define SMMU500_SMMU_S2CR16_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR16_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR16_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR16_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR16_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR16_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR16_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR16_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR16_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR16_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR16_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR16_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR16_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR16_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR16_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR16_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR16_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR16_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR16_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR16_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR16_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR16_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR16_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR16_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR16_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR16_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR16_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR16_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR16_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR16_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR16_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR16_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR16_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR16_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR16_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR16_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR17
 */
#define SMMU500_SMMU_S2CR17    ( ( SMMU500_BASEADDR ) + 0X00000C44 )

#define SMMU500_SMMU_S2CR17_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR17_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR17_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR17_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR17_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR17_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR17_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR17_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR17_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR17_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR17_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR17_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR17_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR17_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR17_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR17_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR17_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR17_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR17_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR17_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR17_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR17_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR17_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR17_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR17_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR17_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR17_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR17_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR17_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR17_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR17_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR17_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR17_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR17_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR17_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR17_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR18
 */
#define SMMU500_SMMU_S2CR18    ( ( SMMU500_BASEADDR ) + 0X00000C48 )

#define SMMU500_SMMU_S2CR18_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR18_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR18_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR18_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR18_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR18_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR18_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR18_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR18_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR18_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR18_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR18_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR18_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR18_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR18_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR18_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR18_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR18_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR18_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR18_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR18_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR18_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR18_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR18_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR18_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR18_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR18_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR18_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR18_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR18_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR18_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR18_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR18_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR18_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR18_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR18_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR19
 */
#define SMMU500_SMMU_S2CR19    ( ( SMMU500_BASEADDR ) + 0X00000C4C )

#define SMMU500_SMMU_S2CR19_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR19_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR19_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR19_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR19_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR19_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR19_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR19_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR19_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR19_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR19_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR19_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR19_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR19_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR19_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR19_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR19_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR19_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR19_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR19_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR19_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR19_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR19_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR19_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR19_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR19_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR19_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR19_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR19_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR19_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR19_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR19_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR19_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR19_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR19_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR19_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR20
 */
#define SMMU500_SMMU_S2CR20    ( ( SMMU500_BASEADDR ) + 0X00000C50 )

#define SMMU500_SMMU_S2CR20_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR20_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR20_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR20_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR20_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR20_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR20_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR20_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR20_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR20_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR20_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR20_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR20_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR20_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR20_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR20_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR20_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR20_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR20_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR20_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR20_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR20_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR20_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR20_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR20_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR20_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR20_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR20_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR20_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR20_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR20_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR20_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR20_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR20_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR20_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR20_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR21
 */
#define SMMU500_SMMU_S2CR21    ( ( SMMU500_BASEADDR ) + 0X00000C54 )

#define SMMU500_SMMU_S2CR21_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR21_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR21_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR21_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR21_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR21_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR21_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR21_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR21_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR21_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR21_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR21_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR21_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR21_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR21_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR21_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR21_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR21_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR21_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR21_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR21_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR21_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR21_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR21_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR21_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR21_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR21_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR21_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR21_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR21_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR21_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR21_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR21_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR21_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR21_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR21_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR22
 */
#define SMMU500_SMMU_S2CR22    ( ( SMMU500_BASEADDR ) + 0X00000C58 )

#define SMMU500_SMMU_S2CR22_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR22_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR22_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR22_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR22_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR22_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR22_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR22_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR22_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR22_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR22_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR22_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR22_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR22_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR22_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR22_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR22_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR22_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR22_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR22_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR22_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR22_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR22_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR22_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR22_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR22_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR22_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR22_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR22_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR22_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR22_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR22_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR22_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR22_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR22_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR22_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR23
 */
#define SMMU500_SMMU_S2CR23    ( ( SMMU500_BASEADDR ) + 0X00000C5C )

#define SMMU500_SMMU_S2CR23_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR23_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR23_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR23_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR23_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR23_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR23_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR23_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR23_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR23_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR23_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR23_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR23_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR23_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR23_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR23_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR23_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR23_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR23_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR23_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR23_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR23_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR23_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR23_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR23_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR23_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR23_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR23_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR23_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR23_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR23_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR23_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR23_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR23_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR23_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR23_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR24
 */
#define SMMU500_SMMU_S2CR24    ( ( SMMU500_BASEADDR ) + 0X00000C60 )

#define SMMU500_SMMU_S2CR24_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR24_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR24_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR24_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR24_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR24_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR24_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR24_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR24_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR24_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR24_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR24_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR24_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR24_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR24_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR24_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR24_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR24_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR24_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR24_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR24_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR24_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR24_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR24_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR24_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR24_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR24_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR24_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR24_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR24_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR24_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR24_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR24_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR24_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR24_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR24_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR25
 */
#define SMMU500_SMMU_S2CR25    ( ( SMMU500_BASEADDR ) + 0X00000C64 )

#define SMMU500_SMMU_S2CR25_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR25_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR25_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR25_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR25_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR25_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR25_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR25_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR25_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR25_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR25_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR25_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR25_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR25_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR25_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR25_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR25_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR25_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR25_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR25_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR25_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR25_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR25_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR25_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR25_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR25_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR25_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR25_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR25_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR25_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR25_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR25_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR25_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR25_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR25_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR25_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR26
 */
#define SMMU500_SMMU_S2CR26    ( ( SMMU500_BASEADDR ) + 0X00000C68 )

#define SMMU500_SMMU_S2CR26_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR26_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR26_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR26_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR26_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR26_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR26_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR26_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR26_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR26_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR26_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR26_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR26_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR26_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR26_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR26_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR26_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR26_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR26_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR26_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR26_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR26_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR26_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR26_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR26_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR26_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR26_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR26_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR26_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR26_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR26_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR26_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR26_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR26_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR26_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR26_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR27
 */
#define SMMU500_SMMU_S2CR27    ( ( SMMU500_BASEADDR ) + 0X00000C6C )

#define SMMU500_SMMU_S2CR27_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR27_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR27_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR27_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR27_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR27_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR27_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR27_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR27_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR27_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR27_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR27_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR27_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR27_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR27_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR27_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR27_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR27_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR27_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR27_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR27_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR27_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR27_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR27_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR27_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR27_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR27_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR27_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR27_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR27_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR27_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR27_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR27_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR27_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR27_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR27_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR28
 */
#define SMMU500_SMMU_S2CR28    ( ( SMMU500_BASEADDR ) + 0X00000C70 )

#define SMMU500_SMMU_S2CR28_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR28_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR28_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR28_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR28_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR28_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR28_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR28_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR28_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR28_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR28_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR28_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR28_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR28_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR28_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR28_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR28_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR28_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR28_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR28_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR28_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR28_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR28_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR28_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR28_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR28_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR28_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR28_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR28_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR28_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR28_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR28_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR28_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR28_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR28_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR28_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR29
 */
#define SMMU500_SMMU_S2CR29    ( ( SMMU500_BASEADDR ) + 0X00000C74 )

#define SMMU500_SMMU_S2CR29_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR29_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR29_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR29_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR29_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR29_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR29_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR29_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR29_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR29_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR29_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR29_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR29_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR29_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR29_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR29_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR29_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR29_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR29_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR29_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR29_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR29_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR29_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR29_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR29_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR29_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR29_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR29_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR29_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR29_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR29_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR29_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR29_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR29_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR29_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR29_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR30
 */
#define SMMU500_SMMU_S2CR30    ( ( SMMU500_BASEADDR ) + 0X00000C78 )

#define SMMU500_SMMU_S2CR30_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR30_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR30_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR30_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR30_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR30_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR30_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR30_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR30_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR30_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR30_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR30_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR30_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR30_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR30_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR30_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR30_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR30_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR30_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR30_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR30_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR30_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR30_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR30_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR30_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR30_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR30_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR30_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR30_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR30_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR30_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR30_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR30_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR30_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR30_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR30_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR31
 */
#define SMMU500_SMMU_S2CR31    ( ( SMMU500_BASEADDR ) + 0X00000C7C )

#define SMMU500_SMMU_S2CR31_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR31_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR31_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR31_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR31_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR31_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR31_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR31_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR31_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR31_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR31_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR31_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR31_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR31_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR31_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR31_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR31_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR31_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR31_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR31_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR31_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR31_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR31_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR31_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR31_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR31_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR31_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR31_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR31_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR31_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR31_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR31_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR31_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR31_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR31_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR31_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR32
 */
#define SMMU500_SMMU_S2CR32    ( ( SMMU500_BASEADDR ) + 0X00000C80 )

#define SMMU500_SMMU_S2CR32_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR32_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR32_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR32_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR32_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR32_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR32_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR32_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR32_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR32_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR32_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR32_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR32_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR32_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR32_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR32_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR32_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR32_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR32_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR32_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR32_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR32_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR32_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR32_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR32_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR32_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR32_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR32_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR32_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR32_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR32_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR32_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR32_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR32_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR32_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR32_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR33
 */
#define SMMU500_SMMU_S2CR33    ( ( SMMU500_BASEADDR ) + 0X00000C84 )

#define SMMU500_SMMU_S2CR33_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR33_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR33_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR33_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR33_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR33_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR33_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR33_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR33_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR33_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR33_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR33_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR33_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR33_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR33_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR33_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR33_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR33_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR33_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR33_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR33_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR33_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR33_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR33_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR33_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR33_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR33_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR33_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR33_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR33_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR33_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR33_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR33_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR33_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR33_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR33_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR34
 */
#define SMMU500_SMMU_S2CR34    ( ( SMMU500_BASEADDR ) + 0X00000C88 )

#define SMMU500_SMMU_S2CR34_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR34_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR34_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR34_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR34_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR34_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR34_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR34_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR34_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR34_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR34_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR34_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR34_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR34_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR34_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR34_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR34_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR34_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR34_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR34_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR34_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR34_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR34_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR34_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR34_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR34_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR34_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR34_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR34_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR34_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR34_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR34_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR34_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR34_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR34_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR34_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR35
 */
#define SMMU500_SMMU_S2CR35    ( ( SMMU500_BASEADDR ) + 0X00000C8C )

#define SMMU500_SMMU_S2CR35_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR35_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR35_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR35_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR35_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR35_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR35_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR35_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR35_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR35_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR35_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR35_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR35_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR35_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR35_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR35_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR35_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR35_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR35_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR35_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR35_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR35_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR35_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR35_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR35_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR35_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR35_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR35_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR35_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR35_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR35_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR35_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR35_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR35_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR35_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR35_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR36
 */
#define SMMU500_SMMU_S2CR36    ( ( SMMU500_BASEADDR ) + 0X00000C90 )

#define SMMU500_SMMU_S2CR36_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR36_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR36_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR36_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR36_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR36_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR36_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR36_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR36_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR36_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR36_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR36_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR36_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR36_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR36_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR36_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR36_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR36_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR36_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR36_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR36_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR36_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR36_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR36_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR36_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR36_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR36_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR36_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR36_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR36_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR36_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR36_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR36_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR36_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR36_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR36_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR37
 */
#define SMMU500_SMMU_S2CR37    ( ( SMMU500_BASEADDR ) + 0X00000C94 )

#define SMMU500_SMMU_S2CR37_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR37_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR37_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR37_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR37_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR37_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR37_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR37_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR37_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR37_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR37_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR37_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR37_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR37_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR37_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR37_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR37_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR37_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR37_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR37_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR37_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR37_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR37_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR37_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR37_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR37_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR37_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR37_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR37_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR37_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR37_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR37_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR37_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR37_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR37_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR37_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR38
 */
#define SMMU500_SMMU_S2CR38    ( ( SMMU500_BASEADDR ) + 0X00000C98 )

#define SMMU500_SMMU_S2CR38_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR38_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR38_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR38_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR38_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR38_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR38_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR38_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR38_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR38_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR38_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR38_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR38_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR38_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR38_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR38_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR38_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR38_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR38_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR38_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR38_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR38_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR38_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR38_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR38_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR38_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR38_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR38_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR38_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR38_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR38_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR38_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR38_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR38_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR38_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR38_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR39
 */
#define SMMU500_SMMU_S2CR39    ( ( SMMU500_BASEADDR ) + 0X00000C9C )

#define SMMU500_SMMU_S2CR39_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR39_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR39_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR39_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR39_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR39_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR39_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR39_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR39_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR39_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR39_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR39_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR39_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR39_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR39_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR39_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR39_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR39_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR39_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR39_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR39_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR39_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR39_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR39_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR39_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR39_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR39_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR39_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR39_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR39_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR39_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR39_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR39_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR39_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR39_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR39_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR40
 */
#define SMMU500_SMMU_S2CR40    ( ( SMMU500_BASEADDR ) + 0X00000CA0 )

#define SMMU500_SMMU_S2CR40_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR40_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR40_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR40_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR40_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR40_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR40_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR40_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR40_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR40_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR40_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR40_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR40_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR40_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR40_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR40_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR40_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR40_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR40_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR40_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR40_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR40_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR40_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR40_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR40_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR40_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR40_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR40_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR40_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR40_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR40_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR40_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR40_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR40_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR40_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR40_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR41
 */
#define SMMU500_SMMU_S2CR41    ( ( SMMU500_BASEADDR ) + 0X00000CA4 )

#define SMMU500_SMMU_S2CR41_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR41_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR41_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR41_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR41_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR41_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR41_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR41_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR41_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR41_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR41_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR41_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR41_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR41_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR41_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR41_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR41_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR41_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR41_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR41_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR41_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR41_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR41_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR41_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR41_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR41_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR41_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR41_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR41_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR41_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR41_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR41_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR41_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR41_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR41_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR41_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR42
 */
#define SMMU500_SMMU_S2CR42    ( ( SMMU500_BASEADDR ) + 0X00000CA8 )

#define SMMU500_SMMU_S2CR42_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR42_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR42_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR42_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR42_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR42_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR42_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR42_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR42_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR42_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR42_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR42_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR42_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR42_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR42_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR42_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR42_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR42_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR42_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR42_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR42_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR42_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR42_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR42_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR42_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR42_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR42_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR42_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR42_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR42_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR42_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR42_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR42_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR42_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR42_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR42_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR43
 */
#define SMMU500_SMMU_S2CR43    ( ( SMMU500_BASEADDR ) + 0X00000CAC )

#define SMMU500_SMMU_S2CR43_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR43_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR43_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR43_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR43_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR43_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR43_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR43_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR43_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR43_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR43_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR43_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR43_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR43_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR43_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR43_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR43_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR43_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR43_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR43_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR43_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR43_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR43_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR43_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR43_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR43_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR43_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR43_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR43_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR43_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR43_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR43_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR43_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR43_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR43_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR43_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR44
 */
#define SMMU500_SMMU_S2CR44    ( ( SMMU500_BASEADDR ) + 0X00000CB0 )

#define SMMU500_SMMU_S2CR44_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR44_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR44_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR44_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR44_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR44_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR44_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR44_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR44_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR44_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR44_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR44_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR44_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR44_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR44_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR44_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR44_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR44_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR44_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR44_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR44_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR44_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR44_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR44_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR44_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR44_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR44_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR44_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR44_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR44_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR44_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR44_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR44_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR44_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR44_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR44_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR45
 */
#define SMMU500_SMMU_S2CR45    ( ( SMMU500_BASEADDR ) + 0X00000CB4 )

#define SMMU500_SMMU_S2CR45_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR45_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR45_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR45_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR45_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR45_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR45_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR45_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR45_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR45_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR45_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR45_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR45_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR45_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR45_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR45_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR45_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR45_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR45_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR45_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR45_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR45_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR45_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR45_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR45_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR45_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR45_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR45_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR45_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR45_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR45_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR45_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR45_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR45_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR45_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR45_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR46
 */
#define SMMU500_SMMU_S2CR46    ( ( SMMU500_BASEADDR ) + 0X00000CB8 )

#define SMMU500_SMMU_S2CR46_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR46_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR46_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR46_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR46_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR46_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR46_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR46_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR46_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR46_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR46_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR46_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR46_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR46_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR46_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR46_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR46_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR46_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR46_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR46_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR46_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR46_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR46_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR46_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR46_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR46_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR46_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR46_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR46_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR46_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR46_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR46_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR46_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR46_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR46_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR46_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_S2CR47
 */
#define SMMU500_SMMU_S2CR47    ( ( SMMU500_BASEADDR ) + 0X00000CBC )

#define SMMU500_SMMU_S2CR47_TRANSIENTCFG_SHIFT   28
#define SMMU500_SMMU_S2CR47_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_S2CR47_TRANSIENTCFG_MASK    0X30000000

#define SMMU500_SMMU_S2CR47_INSTCFG_1_SHIFT   27
#define SMMU500_SMMU_S2CR47_INSTCFG_1_WIDTH   1
#define SMMU500_SMMU_S2CR47_INSTCFG_1_MASK    0X08000000

#define SMMU500_SMMU_S2CR47_INSTCFG_0_FB_SHIFT   26
#define SMMU500_SMMU_S2CR47_INSTCFG_0_FB_WIDTH   1
#define SMMU500_SMMU_S2CR47_INSTCFG_0_FB_MASK    0X04000000

#define SMMU500_SMMU_S2CR47_PRIVCFG_BSU_SHIFT   24
#define SMMU500_SMMU_S2CR47_PRIVCFG_BSU_WIDTH   2
#define SMMU500_SMMU_S2CR47_PRIVCFG_BSU_MASK    0X03000000

#define SMMU500_SMMU_S2CR47_WACFG_SHIFT   22
#define SMMU500_SMMU_S2CR47_WACFG_WIDTH   2
#define SMMU500_SMMU_S2CR47_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_S2CR47_RACFG_SHIFT   20
#define SMMU500_SMMU_S2CR47_RACFG_WIDTH   2
#define SMMU500_SMMU_S2CR47_RACFG_MASK    0X00300000

#define SMMU500_SMMU_S2CR47_NSCFG_SHIFT   18
#define SMMU500_SMMU_S2CR47_NSCFG_WIDTH   2
#define SMMU500_SMMU_S2CR47_NSCFG_MASK    0X000C0000

#define SMMU500_SMMU_S2CR47_TYPE_SHIFT   16
#define SMMU500_SMMU_S2CR47_TYPE_WIDTH   2
#define SMMU500_SMMU_S2CR47_TYPE_MASK    0X00030000

#define SMMU500_SMMU_S2CR47_MEM_ATTR_SHIFT   12
#define SMMU500_SMMU_S2CR47_MEM_ATTR_WIDTH   4
#define SMMU500_SMMU_S2CR47_MEM_ATTR_MASK    0X0000F000

#define SMMU500_SMMU_S2CR47_MTCFG_SHIFT   11
#define SMMU500_SMMU_S2CR47_MTCFG_WIDTH   1
#define SMMU500_SMMU_S2CR47_MTCFG_MASK    0X00000800

#define SMMU500_SMMU_S2CR47_SHCFG_SHIFT   8
#define SMMU500_SMMU_S2CR47_SHCFG_WIDTH   2
#define SMMU500_SMMU_S2CR47_SHCFG_MASK    0X00000300

#define SMMU500_SMMU_S2CR47_CBNDX_VMID_SHIFT   0
#define SMMU500_SMMU_S2CR47_CBNDX_VMID_WIDTH   8
#define SMMU500_SMMU_S2CR47_CBNDX_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_PIDR4
 */
#define SMMU500_SMMU_PIDR4    ( ( SMMU500_BASEADDR ) + 0X00000FD0 )

#define SMMU500_SMMU_PIDR4_FOURKB_COUNT_SHIFT   4
#define SMMU500_SMMU_PIDR4_FOURKB_COUNT_WIDTH   4
#define SMMU500_SMMU_PIDR4_FOURKB_COUNT_MASK    0X000000F0

#define SMMU500_SMMU_PIDR4_JEP106_CONTINUATION_CODE_SHIFT   0
#define SMMU500_SMMU_PIDR4_JEP106_CONTINUATION_CODE_WIDTH   4
#define SMMU500_SMMU_PIDR4_JEP106_CONTINUATION_CODE_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_PIDR5
 */
#define SMMU500_SMMU_PIDR5    ( ( SMMU500_BASEADDR ) + 0X00000FD4 )

#define SMMU500_SMMU_PIDR5_BIT0_SHIFT   0
#define SMMU500_SMMU_PIDR5_BIT0_WIDTH   32
#define SMMU500_SMMU_PIDR5_BIT0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_PIDR6
 */
#define SMMU500_SMMU_PIDR6    ( ( SMMU500_BASEADDR ) + 0X00000FD8 )

#define SMMU500_SMMU_PIDR6_BIT0_SHIFT   0
#define SMMU500_SMMU_PIDR6_BIT0_WIDTH   32
#define SMMU500_SMMU_PIDR6_BIT0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_PIDR7
 */
#define SMMU500_SMMU_PIDR7    ( ( SMMU500_BASEADDR ) + 0X00000FDC )

#define SMMU500_SMMU_PIDR7_BIT0_SHIFT   0
#define SMMU500_SMMU_PIDR7_BIT0_WIDTH   32
#define SMMU500_SMMU_PIDR7_BIT0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_PIDR0
 */
#define SMMU500_SMMU_PIDR0    ( ( SMMU500_BASEADDR ) + 0X00000FE0 )

#define SMMU500_SMMU_PIDR0_PARTNUMBER0_SHIFT   0
#define SMMU500_SMMU_PIDR0_PARTNUMBER0_WIDTH   8
#define SMMU500_SMMU_PIDR0_PARTNUMBER0_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_PIDR1
 */
#define SMMU500_SMMU_PIDR1    ( ( SMMU500_BASEADDR ) + 0X00000FE4 )

#define SMMU500_SMMU_PIDR1_JEP106_IDENTITY_CODE_SHIFT   4
#define SMMU500_SMMU_PIDR1_JEP106_IDENTITY_CODE_WIDTH   4
#define SMMU500_SMMU_PIDR1_JEP106_IDENTITY_CODE_MASK    0X000000F0

#define SMMU500_SMMU_PIDR1_PARTNUMBER1_SHIFT   0
#define SMMU500_SMMU_PIDR1_PARTNUMBER1_WIDTH   4
#define SMMU500_SMMU_PIDR1_PARTNUMBER1_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_PIDR2
 */
#define SMMU500_SMMU_PIDR2    ( ( SMMU500_BASEADDR ) + 0X00000FE8 )

#define SMMU500_SMMU_PIDR2_ARCHITECTURE_REVISION_SHIFT   4
#define SMMU500_SMMU_PIDR2_ARCHITECTURE_REVISION_WIDTH   4
#define SMMU500_SMMU_PIDR2_ARCHITECTURE_REVISION_MASK    0X000000F0

#define SMMU500_SMMU_PIDR2_JEDEC_SHIFT   3
#define SMMU500_SMMU_PIDR2_JEDEC_WIDTH   1
#define SMMU500_SMMU_PIDR2_JEDEC_MASK    0X00000008

#define SMMU500_SMMU_PIDR2_JEP106_IDENTITY_CODE_SHIFT   0
#define SMMU500_SMMU_PIDR2_JEP106_IDENTITY_CODE_WIDTH   3
#define SMMU500_SMMU_PIDR2_JEP106_IDENTITY_CODE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_PIDR3
 */
#define SMMU500_SMMU_PIDR3    ( ( SMMU500_BASEADDR ) + 0X00000FEC )

#define SMMU500_SMMU_PIDR3_REVAND_SHIFT   4
#define SMMU500_SMMU_PIDR3_REVAND_WIDTH   4
#define SMMU500_SMMU_PIDR3_REVAND_MASK    0X000000F0

#define SMMU500_SMMU_PIDR3_CUSTOMER_MODIFIED_SHIFT   0
#define SMMU500_SMMU_PIDR3_CUSTOMER_MODIFIED_WIDTH   4
#define SMMU500_SMMU_PIDR3_CUSTOMER_MODIFIED_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CIDR0
 */
#define SMMU500_SMMU_CIDR0    ( ( SMMU500_BASEADDR ) + 0X00000FF0 )

#define SMMU500_SMMU_CIDR0_PREAMBLE_SHIFT   0
#define SMMU500_SMMU_CIDR0_PREAMBLE_WIDTH   8
#define SMMU500_SMMU_CIDR0_PREAMBLE_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CIDR1
 */
#define SMMU500_SMMU_CIDR1    ( ( SMMU500_BASEADDR ) + 0X00000FF4 )

#define SMMU500_SMMU_CIDR1_PREAMBLE_SHIFT   0
#define SMMU500_SMMU_CIDR1_PREAMBLE_WIDTH   8
#define SMMU500_SMMU_CIDR1_PREAMBLE_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CIDR2
 */
#define SMMU500_SMMU_CIDR2    ( ( SMMU500_BASEADDR ) + 0X00000FF8 )

#define SMMU500_SMMU_CIDR2_PREAMBLE_SHIFT   0
#define SMMU500_SMMU_CIDR2_PREAMBLE_WIDTH   8
#define SMMU500_SMMU_CIDR2_PREAMBLE_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CIDR3
 */
#define SMMU500_SMMU_CIDR3    ( ( SMMU500_BASEADDR ) + 0X00000FFC )

#define SMMU500_SMMU_CIDR3_PREAMBLE_SHIFT   0
#define SMMU500_SMMU_CIDR3_PREAMBLE_WIDTH   8
#define SMMU500_SMMU_CIDR3_PREAMBLE_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR0
 */
#define SMMU500_SMMU_CBAR0    ( ( SMMU500_BASEADDR ) + 0X00001000 )

#define SMMU500_SMMU_CBAR0_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR0_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR0_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR0_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR0_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR0_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR0_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR0_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR0_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR0_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR0_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR0_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR0_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR0_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR0_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR0_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR0_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR0_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR0_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR0_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR0_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR0_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR0_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR0_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR0_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR0_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR0_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR0_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR0_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR0_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR1
 */
#define SMMU500_SMMU_CBAR1    ( ( SMMU500_BASEADDR ) + 0X00001004 )

#define SMMU500_SMMU_CBAR1_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR1_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR1_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR1_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR1_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR1_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR1_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR1_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR1_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR1_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR1_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR1_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR1_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR1_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR1_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR1_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR1_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR1_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR1_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR1_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR1_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR1_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR1_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR1_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR1_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR1_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR1_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR1_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR1_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR1_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR2
 */
#define SMMU500_SMMU_CBAR2    ( ( SMMU500_BASEADDR ) + 0X00001008 )

#define SMMU500_SMMU_CBAR2_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR2_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR2_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR2_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR2_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR2_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR2_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR2_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR2_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR2_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR2_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR2_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR2_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR2_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR2_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR2_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR2_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR2_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR2_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR2_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR2_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR2_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR2_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR2_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR2_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR2_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR2_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR2_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR2_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR2_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR3
 */
#define SMMU500_SMMU_CBAR3    ( ( SMMU500_BASEADDR ) + 0X0000100C )

#define SMMU500_SMMU_CBAR3_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR3_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR3_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR3_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR3_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR3_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR3_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR3_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR3_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR3_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR3_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR3_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR3_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR3_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR3_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR3_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR3_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR3_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR3_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR3_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR3_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR3_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR3_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR3_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR3_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR3_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR3_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR3_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR3_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR3_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR4
 */
#define SMMU500_SMMU_CBAR4    ( ( SMMU500_BASEADDR ) + 0X00001010 )

#define SMMU500_SMMU_CBAR4_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR4_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR4_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR4_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR4_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR4_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR4_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR4_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR4_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR4_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR4_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR4_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR4_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR4_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR4_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR4_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR4_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR4_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR4_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR4_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR4_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR4_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR4_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR4_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR4_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR4_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR4_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR4_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR4_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR4_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR5
 */
#define SMMU500_SMMU_CBAR5    ( ( SMMU500_BASEADDR ) + 0X00001014 )

#define SMMU500_SMMU_CBAR5_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR5_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR5_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR5_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR5_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR5_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR5_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR5_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR5_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR5_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR5_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR5_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR5_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR5_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR5_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR5_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR5_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR5_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR5_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR5_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR5_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR5_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR5_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR5_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR5_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR5_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR5_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR5_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR5_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR5_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR6
 */
#define SMMU500_SMMU_CBAR6    ( ( SMMU500_BASEADDR ) + 0X00001018 )

#define SMMU500_SMMU_CBAR6_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR6_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR6_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR6_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR6_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR6_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR6_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR6_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR6_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR6_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR6_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR6_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR6_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR6_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR6_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR6_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR6_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR6_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR6_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR6_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR6_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR6_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR6_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR6_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR6_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR6_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR6_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR6_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR6_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR6_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR7
 */
#define SMMU500_SMMU_CBAR7    ( ( SMMU500_BASEADDR ) + 0X0000101C )

#define SMMU500_SMMU_CBAR7_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR7_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR7_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR7_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR7_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR7_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR7_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR7_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR7_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR7_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR7_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR7_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR7_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR7_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR7_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR7_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR7_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR7_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR7_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR7_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR7_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR7_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR7_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR7_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR7_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR7_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR7_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR7_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR7_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR7_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR8
 */
#define SMMU500_SMMU_CBAR8    ( ( SMMU500_BASEADDR ) + 0X00001020 )

#define SMMU500_SMMU_CBAR8_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR8_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR8_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR8_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR8_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR8_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR8_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR8_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR8_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR8_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR8_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR8_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR8_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR8_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR8_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR8_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR8_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR8_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR8_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR8_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR8_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR8_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR8_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR8_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR8_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR8_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR8_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR8_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR8_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR8_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR9
 */
#define SMMU500_SMMU_CBAR9    ( ( SMMU500_BASEADDR ) + 0X00001024 )

#define SMMU500_SMMU_CBAR9_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR9_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR9_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR9_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR9_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR9_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR9_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR9_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR9_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR9_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR9_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR9_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR9_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR9_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR9_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR9_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR9_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR9_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR9_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR9_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR9_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR9_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR9_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR9_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR9_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR9_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR9_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR9_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR9_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR9_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR10
 */
#define SMMU500_SMMU_CBAR10    ( ( SMMU500_BASEADDR ) + 0X00001028 )

#define SMMU500_SMMU_CBAR10_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR10_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR10_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR10_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR10_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR10_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR10_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR10_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR10_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR10_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR10_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR10_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR10_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR10_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR10_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR10_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR10_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR10_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR10_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR10_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR10_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR10_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR10_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR10_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR10_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR10_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR10_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR10_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR10_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR10_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR11
 */
#define SMMU500_SMMU_CBAR11    ( ( SMMU500_BASEADDR ) + 0X0000102C )

#define SMMU500_SMMU_CBAR11_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR11_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR11_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR11_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR11_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR11_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR11_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR11_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR11_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR11_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR11_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR11_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR11_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR11_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR11_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR11_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR11_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR11_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR11_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR11_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR11_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR11_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR11_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR11_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR11_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR11_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR11_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR11_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR11_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR11_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR12
 */
#define SMMU500_SMMU_CBAR12    ( ( SMMU500_BASEADDR ) + 0X00001030 )

#define SMMU500_SMMU_CBAR12_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR12_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR12_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR12_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR12_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR12_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR12_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR12_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR12_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR12_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR12_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR12_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR12_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR12_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR12_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR12_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR12_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR12_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR12_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR12_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR12_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR12_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR12_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR12_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR12_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR12_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR12_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR12_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR12_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR12_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR13
 */
#define SMMU500_SMMU_CBAR13    ( ( SMMU500_BASEADDR ) + 0X00001034 )

#define SMMU500_SMMU_CBAR13_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR13_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR13_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR13_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR13_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR13_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR13_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR13_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR13_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR13_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR13_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR13_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR13_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR13_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR13_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR13_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR13_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR13_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR13_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR13_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR13_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR13_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR13_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR13_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR13_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR13_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR13_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR13_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR13_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR13_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR14
 */
#define SMMU500_SMMU_CBAR14    ( ( SMMU500_BASEADDR ) + 0X00001038 )

#define SMMU500_SMMU_CBAR14_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR14_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR14_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR14_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR14_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR14_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR14_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR14_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR14_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR14_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR14_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR14_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR14_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR14_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR14_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR14_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR14_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR14_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR14_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR14_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR14_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR14_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR14_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR14_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR14_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR14_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR14_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR14_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR14_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR14_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBAR15
 */
#define SMMU500_SMMU_CBAR15    ( ( SMMU500_BASEADDR ) + 0X0000103C )

#define SMMU500_SMMU_CBAR15_IRPTNDX_SHIFT   24
#define SMMU500_SMMU_CBAR15_IRPTNDX_WIDTH   8
#define SMMU500_SMMU_CBAR15_IRPTNDX_MASK    0XFF000000

#define SMMU500_SMMU_CBAR15_WACFG_SHIFT   22
#define SMMU500_SMMU_CBAR15_WACFG_WIDTH   2
#define SMMU500_SMMU_CBAR15_WACFG_MASK    0X00C00000

#define SMMU500_SMMU_CBAR15_RACFG_SHIFT   20
#define SMMU500_SMMU_CBAR15_RACFG_WIDTH   2
#define SMMU500_SMMU_CBAR15_RACFG_MASK    0X00300000

#define SMMU500_SMMU_CBAR15_BSU_SHIFT   18
#define SMMU500_SMMU_CBAR15_BSU_WIDTH   2
#define SMMU500_SMMU_CBAR15_BSU_MASK    0X000C0000

#define SMMU500_SMMU_CBAR15_TYPE_SHIFT   16
#define SMMU500_SMMU_CBAR15_TYPE_WIDTH   2
#define SMMU500_SMMU_CBAR15_TYPE_MASK    0X00030000

#define SMMU500_SMMU_CBAR15_MEMATTR_CBNDX_7_4_SHIFT   12
#define SMMU500_SMMU_CBAR15_MEMATTR_CBNDX_7_4_WIDTH   4
#define SMMU500_SMMU_CBAR15_MEMATTR_CBNDX_7_4_MASK    0X0000F000

#define SMMU500_SMMU_CBAR15_FB_CBNDX_3_SHIFT   11
#define SMMU500_SMMU_CBAR15_FB_CBNDX_3_WIDTH   1
#define SMMU500_SMMU_CBAR15_FB_CBNDX_3_MASK    0X00000800

#define SMMU500_SMMU_CBAR15_HYPC_CBNDX_2_SHIFT   10
#define SMMU500_SMMU_CBAR15_HYPC_CBNDX_2_WIDTH   1
#define SMMU500_SMMU_CBAR15_HYPC_CBNDX_2_MASK    0X00000400

#define SMMU500_SMMU_CBAR15_BPSHCFG_CBNDX_1_0_SHIFT   8
#define SMMU500_SMMU_CBAR15_BPSHCFG_CBNDX_1_0_WIDTH   2
#define SMMU500_SMMU_CBAR15_BPSHCFG_CBNDX_1_0_MASK    0X00000300

#define SMMU500_SMMU_CBAR15_VMID_SHIFT   0
#define SMMU500_SMMU_CBAR15_VMID_WIDTH   8
#define SMMU500_SMMU_CBAR15_VMID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA0
 */
#define SMMU500_SMMU_CBFRSYNRA0    ( ( SMMU500_BASEADDR ) + 0X00001400 )

#define SMMU500_SMMU_CBFRSYNRA0_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA0_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA0_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA0_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA0_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA0_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA1
 */
#define SMMU500_SMMU_CBFRSYNRA1    ( ( SMMU500_BASEADDR ) + 0X00001404 )

#define SMMU500_SMMU_CBFRSYNRA1_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA1_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA1_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA1_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA1_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA1_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA2
 */
#define SMMU500_SMMU_CBFRSYNRA2    ( ( SMMU500_BASEADDR ) + 0X00001408 )

#define SMMU500_SMMU_CBFRSYNRA2_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA2_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA2_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA2_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA2_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA2_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA3
 */
#define SMMU500_SMMU_CBFRSYNRA3    ( ( SMMU500_BASEADDR ) + 0X0000140C )

#define SMMU500_SMMU_CBFRSYNRA3_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA3_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA3_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA3_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA3_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA3_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA4
 */
#define SMMU500_SMMU_CBFRSYNRA4    ( ( SMMU500_BASEADDR ) + 0X00001410 )

#define SMMU500_SMMU_CBFRSYNRA4_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA4_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA4_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA4_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA4_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA4_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA5
 */
#define SMMU500_SMMU_CBFRSYNRA5    ( ( SMMU500_BASEADDR ) + 0X00001414 )

#define SMMU500_SMMU_CBFRSYNRA5_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA5_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA5_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA5_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA5_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA5_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA6
 */
#define SMMU500_SMMU_CBFRSYNRA6    ( ( SMMU500_BASEADDR ) + 0X00001418 )

#define SMMU500_SMMU_CBFRSYNRA6_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA6_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA6_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA6_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA6_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA6_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA7
 */
#define SMMU500_SMMU_CBFRSYNRA7    ( ( SMMU500_BASEADDR ) + 0X0000141C )

#define SMMU500_SMMU_CBFRSYNRA7_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA7_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA7_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA7_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA7_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA7_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA8
 */
#define SMMU500_SMMU_CBFRSYNRA8    ( ( SMMU500_BASEADDR ) + 0X00001420 )

#define SMMU500_SMMU_CBFRSYNRA8_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA8_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA8_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA8_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA8_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA8_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA9
 */
#define SMMU500_SMMU_CBFRSYNRA9    ( ( SMMU500_BASEADDR ) + 0X00001424 )

#define SMMU500_SMMU_CBFRSYNRA9_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA9_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA9_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA9_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA9_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA9_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA10
 */
#define SMMU500_SMMU_CBFRSYNRA10    ( ( SMMU500_BASEADDR ) + 0X00001428 )

#define SMMU500_SMMU_CBFRSYNRA10_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA10_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA10_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA10_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA10_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA10_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA11
 */
#define SMMU500_SMMU_CBFRSYNRA11    ( ( SMMU500_BASEADDR ) + 0X0000142C )

#define SMMU500_SMMU_CBFRSYNRA11_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA11_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA11_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA11_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA11_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA11_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA12
 */
#define SMMU500_SMMU_CBFRSYNRA12    ( ( SMMU500_BASEADDR ) + 0X00001430 )

#define SMMU500_SMMU_CBFRSYNRA12_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA12_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA12_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA12_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA12_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA12_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA13
 */
#define SMMU500_SMMU_CBFRSYNRA13    ( ( SMMU500_BASEADDR ) + 0X00001434 )

#define SMMU500_SMMU_CBFRSYNRA13_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA13_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA13_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA13_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA13_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA13_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA14
 */
#define SMMU500_SMMU_CBFRSYNRA14    ( ( SMMU500_BASEADDR ) + 0X00001438 )

#define SMMU500_SMMU_CBFRSYNRA14_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA14_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA14_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA14_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA14_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA14_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBFRSYNRA15
 */
#define SMMU500_SMMU_CBFRSYNRA15    ( ( SMMU500_BASEADDR ) + 0X0000143C )

#define SMMU500_SMMU_CBFRSYNRA15_SSD_INDEX_SHIFT   16
#define SMMU500_SMMU_CBFRSYNRA15_SSD_INDEX_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA15_SSD_INDEX_MASK    0X7FFF0000

#define SMMU500_SMMU_CBFRSYNRA15_STREAMID_SHIFT   0
#define SMMU500_SMMU_CBFRSYNRA15_STREAMID_WIDTH   15
#define SMMU500_SMMU_CBFRSYNRA15_STREAMID_MASK    0X00007FFF

/**
 * Register: SMMU500_SMMU_CBA2R0
 */
#define SMMU500_SMMU_CBA2R0    ( ( SMMU500_BASEADDR ) + 0X00001800 )

#define SMMU500_SMMU_CBA2R0_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R0_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R0_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R0_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R0_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R0_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R1
 */
#define SMMU500_SMMU_CBA2R1    ( ( SMMU500_BASEADDR ) + 0X00001804 )

#define SMMU500_SMMU_CBA2R1_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R1_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R1_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R1_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R1_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R1_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R2
 */
#define SMMU500_SMMU_CBA2R2    ( ( SMMU500_BASEADDR ) + 0X00001808 )

#define SMMU500_SMMU_CBA2R2_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R2_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R2_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R2_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R2_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R2_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R3
 */
#define SMMU500_SMMU_CBA2R3    ( ( SMMU500_BASEADDR ) + 0X0000180C )

#define SMMU500_SMMU_CBA2R3_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R3_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R3_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R3_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R3_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R3_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R4
 */
#define SMMU500_SMMU_CBA2R4    ( ( SMMU500_BASEADDR ) + 0X00001810 )

#define SMMU500_SMMU_CBA2R4_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R4_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R4_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R4_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R4_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R4_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R5
 */
#define SMMU500_SMMU_CBA2R5    ( ( SMMU500_BASEADDR ) + 0X00001814 )

#define SMMU500_SMMU_CBA2R5_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R5_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R5_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R5_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R5_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R5_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R6
 */
#define SMMU500_SMMU_CBA2R6    ( ( SMMU500_BASEADDR ) + 0X00001818 )

#define SMMU500_SMMU_CBA2R6_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R6_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R6_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R6_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R6_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R6_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R7
 */
#define SMMU500_SMMU_CBA2R7    ( ( SMMU500_BASEADDR ) + 0X0000181C )

#define SMMU500_SMMU_CBA2R7_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R7_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R7_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R7_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R7_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R7_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R8
 */
#define SMMU500_SMMU_CBA2R8    ( ( SMMU500_BASEADDR ) + 0X00001820 )

#define SMMU500_SMMU_CBA2R8_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R8_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R8_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R8_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R8_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R8_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R9
 */
#define SMMU500_SMMU_CBA2R9    ( ( SMMU500_BASEADDR ) + 0X00001824 )

#define SMMU500_SMMU_CBA2R9_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R9_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R9_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R9_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R9_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R9_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R10
 */
#define SMMU500_SMMU_CBA2R10    ( ( SMMU500_BASEADDR ) + 0X00001828 )

#define SMMU500_SMMU_CBA2R10_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R10_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R10_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R10_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R10_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R10_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R11
 */
#define SMMU500_SMMU_CBA2R11    ( ( SMMU500_BASEADDR ) + 0X0000182C )

#define SMMU500_SMMU_CBA2R11_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R11_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R11_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R11_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R11_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R11_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R12
 */
#define SMMU500_SMMU_CBA2R12    ( ( SMMU500_BASEADDR ) + 0X00001830 )

#define SMMU500_SMMU_CBA2R12_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R12_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R12_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R12_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R12_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R12_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R13
 */
#define SMMU500_SMMU_CBA2R13    ( ( SMMU500_BASEADDR ) + 0X00001834 )

#define SMMU500_SMMU_CBA2R13_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R13_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R13_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R13_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R13_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R13_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R14
 */
#define SMMU500_SMMU_CBA2R14    ( ( SMMU500_BASEADDR ) + 0X00001838 )

#define SMMU500_SMMU_CBA2R14_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R14_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R14_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R14_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R14_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R14_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CBA2R15
 */
#define SMMU500_SMMU_CBA2R15    ( ( SMMU500_BASEADDR ) + 0X0000183C )

#define SMMU500_SMMU_CBA2R15_MONC_SHIFT   1
#define SMMU500_SMMU_CBA2R15_MONC_WIDTH   1
#define SMMU500_SMMU_CBA2R15_MONC_MASK    0X00000002

#define SMMU500_SMMU_CBA2R15_VA64_SHIFT   0
#define SMMU500_SMMU_CBA2R15_VA64_WIDTH   1
#define SMMU500_SMMU_CBA2R15_VA64_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_ITCTRL
 */
#define SMMU500_SMMU_ITCTRL    ( ( SMMU500_BASEADDR ) + 0X00002000 )

#define SMMU500_SMMU_ITCTRL_TBU_INDEX_SHIFT   4
#define SMMU500_SMMU_ITCTRL_TBU_INDEX_WIDTH   3
#define SMMU500_SMMU_ITCTRL_TBU_INDEX_MASK    0X00000070

#define SMMU500_SMMU_ITCTRL_MODULE_SHIFT   3
#define SMMU500_SMMU_ITCTRL_MODULE_WIDTH   1
#define SMMU500_SMMU_ITCTRL_MODULE_MASK    0X00000008

#define SMMU500_SMMU_ITCTRL_RAM_DATA_SHIFT   2
#define SMMU500_SMMU_ITCTRL_RAM_DATA_WIDTH   1
#define SMMU500_SMMU_ITCTRL_RAM_DATA_MASK    0X00000004

#define SMMU500_SMMU_ITCTRL_RAM_MODE_SHIFT   1
#define SMMU500_SMMU_ITCTRL_RAM_MODE_WIDTH   1
#define SMMU500_SMMU_ITCTRL_RAM_MODE_MASK    0X00000002

#define SMMU500_SMMU_ITCTRL_INTGMODE_SHIFT   0
#define SMMU500_SMMU_ITCTRL_INTGMODE_WIDTH   1
#define SMMU500_SMMU_ITCTRL_INTGMODE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_ITIP
 */
#define SMMU500_SMMU_ITIP    ( ( SMMU500_BASEADDR ) + 0X00002004 )

#define SMMU500_SMMU_ITIP_SPINDEN_SHIFT   0
#define SMMU500_SMMU_ITIP_SPINDEN_WIDTH   1
#define SMMU500_SMMU_ITIP_SPINDEN_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_ITOP_GLBL
 */
#define SMMU500_SMMU_ITOP_GLBL    ( ( SMMU500_BASEADDR ) + 0X00002008 )

#define SMMU500_SMMU_ITOP_GLBL_TCU_RAM_DATA_SHIFT   16
#define SMMU500_SMMU_ITOP_GLBL_TCU_RAM_DATA_WIDTH   4
#define SMMU500_SMMU_ITOP_GLBL_TCU_RAM_DATA_MASK    0X000F0000

#define SMMU500_SMMU_ITOP_GLBL_GLBLSF1_SHIFT   9
#define SMMU500_SMMU_ITOP_GLBL_GLBLSF1_WIDTH   1
#define SMMU500_SMMU_ITOP_GLBL_GLBLSF1_MASK    0X00000200

#define SMMU500_SMMU_ITOP_GLBL_GLBLNSF1_SHIFT   1
#define SMMU500_SMMU_ITOP_GLBL_GLBLNSF1_WIDTH   1
#define SMMU500_SMMU_ITOP_GLBL_GLBLNSF1_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_ITOP_PERF_INDEX
 */
#define SMMU500_SMMU_ITOP_PERF_INDEX    ( ( SMMU500_BASEADDR ) + 0X0000200C )

#define SMMU500_SMMU_ITOP_PERF_INDEX_WAY_IPA2PA_PF_SHIFT   30
#define SMMU500_SMMU_ITOP_PERF_INDEX_WAY_IPA2PA_PF_WIDTH   2
#define SMMU500_SMMU_ITOP_PERF_INDEX_WAY_IPA2PA_PF_MASK    0XC0000000

#define SMMU500_SMMU_ITOP_PERF_INDEX_IPA2PA_PF_INDEX_SHIFT   16
#define SMMU500_SMMU_ITOP_PERF_INDEX_IPA2PA_PF_INDEX_WIDTH   7
#define SMMU500_SMMU_ITOP_PERF_INDEX_IPA2PA_PF_INDEX_MASK    0X007F0000

#define SMMU500_SMMU_ITOP_PERF_INDEX_WAY_MTLB_WC_SHIFT   14
#define SMMU500_SMMU_ITOP_PERF_INDEX_WAY_MTLB_WC_WIDTH   2
#define SMMU500_SMMU_ITOP_PERF_INDEX_WAY_MTLB_WC_MASK    0X0000C000

#define SMMU500_SMMU_ITOP_PERF_INDEX_MTLB_WC_INDEX_SHIFT   0
#define SMMU500_SMMU_ITOP_PERF_INDEX_MTLB_WC_INDEX_WIDTH   12
#define SMMU500_SMMU_ITOP_PERF_INDEX_MTLB_WC_INDEX_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_ITOP_CXT0TO31_RAM0
 */
#define SMMU500_SMMU_ITOP_CXT0TO31_RAM0    ( ( SMMU500_BASEADDR ) + 0X00002010 )

#define SMMU500_SMMU_ITOP_CXT0TO31_RAM0_RAM_DATA_SHIFT   0
#define SMMU500_SMMU_ITOP_CXT0TO31_RAM0_RAM_DATA_WIDTH   32
#define SMMU500_SMMU_ITOP_CXT0TO31_RAM0_RAM_DATA_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_TBUQOS0
 */
#define SMMU500_SMMU_TBUQOS0    ( ( SMMU500_BASEADDR ) + 0X00002100 )

#define SMMU500_SMMU_TBUQOS0_QOSTBU5_SHIFT   20
#define SMMU500_SMMU_TBUQOS0_QOSTBU5_WIDTH   4
#define SMMU500_SMMU_TBUQOS0_QOSTBU5_MASK    0X00F00000

#define SMMU500_SMMU_TBUQOS0_QOSTBU4_SHIFT   16
#define SMMU500_SMMU_TBUQOS0_QOSTBU4_WIDTH   4
#define SMMU500_SMMU_TBUQOS0_QOSTBU4_MASK    0X000F0000

#define SMMU500_SMMU_TBUQOS0_QOSTBU3_SHIFT   12
#define SMMU500_SMMU_TBUQOS0_QOSTBU3_WIDTH   4
#define SMMU500_SMMU_TBUQOS0_QOSTBU3_MASK    0X0000F000

#define SMMU500_SMMU_TBUQOS0_QOSTBU2_SHIFT   8
#define SMMU500_SMMU_TBUQOS0_QOSTBU2_WIDTH   4
#define SMMU500_SMMU_TBUQOS0_QOSTBU2_MASK    0X00000F00

#define SMMU500_SMMU_TBUQOS0_QOSTBU1_SHIFT   4
#define SMMU500_SMMU_TBUQOS0_QOSTBU1_WIDTH   4
#define SMMU500_SMMU_TBUQOS0_QOSTBU1_MASK    0X000000F0

#define SMMU500_SMMU_TBUQOS0_QOSTBU0_SHIFT   0
#define SMMU500_SMMU_TBUQOS0_QOSTBU0_WIDTH   4
#define SMMU500_SMMU_TBUQOS0_QOSTBU0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_PER
 */
#define SMMU500_SMMU_PER    ( ( SMMU500_BASEADDR ) + 0X00002200 )

#define SMMU500_SMMU_PER_PER_TCU_SHIFT   8
#define SMMU500_SMMU_PER_PER_TCU_WIDTH   8
#define SMMU500_SMMU_PER_PER_TCU_MASK    0X0000FF00

#define SMMU500_SMMU_PER_PER_TBU_SHIFT   0
#define SMMU500_SMMU_PER_PER_TBU_WIDTH   8
#define SMMU500_SMMU_PER_PER_TBU_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_TBU_PWR_STATUS
 */
#define SMMU500_SMMU_TBU_PWR_STATUS    ( ( SMMU500_BASEADDR ) + 0X00002204 )

#define SMMU500_SMMU_TBU_PWR_STATUS_STATE_SHIFT   0
#define SMMU500_SMMU_TBU_PWR_STATUS_STATE_WIDTH   32
#define SMMU500_SMMU_TBU_PWR_STATUS_STATE_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR0
 */
#define SMMU500_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00003000 )

#define SMMU500_PMEVCNTR0_PMN0_SHIFT   0
#define SMMU500_PMEVCNTR0_PMN0_WIDTH   32
#define SMMU500_PMEVCNTR0_PMN0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR1
 */
#define SMMU500_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00003004 )

#define SMMU500_PMEVCNTR1_PMN1_SHIFT   0
#define SMMU500_PMEVCNTR1_PMN1_WIDTH   32
#define SMMU500_PMEVCNTR1_PMN1_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR2
 */
#define SMMU500_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00003008 )

#define SMMU500_PMEVCNTR2_PMN2_SHIFT   0
#define SMMU500_PMEVCNTR2_PMN2_WIDTH   32
#define SMMU500_PMEVCNTR2_PMN2_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR3
 */
#define SMMU500_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X0000300C )

#define SMMU500_PMEVCNTR3_PMN3_SHIFT   0
#define SMMU500_PMEVCNTR3_PMN3_WIDTH   32
#define SMMU500_PMEVCNTR3_PMN3_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR4
 */
#define SMMU500_PMEVCNTR4    ( ( SMMU500_BASEADDR ) + 0X00003010 )

#define SMMU500_PMEVCNTR4_PMN0_SHIFT   0
#define SMMU500_PMEVCNTR4_PMN0_WIDTH   32
#define SMMU500_PMEVCNTR4_PMN0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR5
 */
#define SMMU500_PMEVCNTR5    ( ( SMMU500_BASEADDR ) + 0X00003014 )

#define SMMU500_PMEVCNTR5_PMN1_SHIFT   0
#define SMMU500_PMEVCNTR5_PMN1_WIDTH   32
#define SMMU500_PMEVCNTR5_PMN1_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR6
 */
#define SMMU500_PMEVCNTR6    ( ( SMMU500_BASEADDR ) + 0X00003018 )

#define SMMU500_PMEVCNTR6_PMN2_SHIFT   0
#define SMMU500_PMEVCNTR6_PMN2_WIDTH   32
#define SMMU500_PMEVCNTR6_PMN2_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR7
 */
#define SMMU500_PMEVCNTR7    ( ( SMMU500_BASEADDR ) + 0X0000301C )

#define SMMU500_PMEVCNTR7_PMN3_SHIFT   0
#define SMMU500_PMEVCNTR7_PMN3_WIDTH   32
#define SMMU500_PMEVCNTR7_PMN3_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR8
 */
#define SMMU500_PMEVCNTR8    ( ( SMMU500_BASEADDR ) + 0X00003020 )

#define SMMU500_PMEVCNTR8_PMN0_SHIFT   0
#define SMMU500_PMEVCNTR8_PMN0_WIDTH   32
#define SMMU500_PMEVCNTR8_PMN0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR9
 */
#define SMMU500_PMEVCNTR9    ( ( SMMU500_BASEADDR ) + 0X00003024 )

#define SMMU500_PMEVCNTR9_PMN1_SHIFT   0
#define SMMU500_PMEVCNTR9_PMN1_WIDTH   32
#define SMMU500_PMEVCNTR9_PMN1_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR10
 */
#define SMMU500_PMEVCNTR10    ( ( SMMU500_BASEADDR ) + 0X00003028 )

#define SMMU500_PMEVCNTR10_PMN2_SHIFT   0
#define SMMU500_PMEVCNTR10_PMN2_WIDTH   32
#define SMMU500_PMEVCNTR10_PMN2_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR11
 */
#define SMMU500_PMEVCNTR11    ( ( SMMU500_BASEADDR ) + 0X0000302C )

#define SMMU500_PMEVCNTR11_PMN3_SHIFT   0
#define SMMU500_PMEVCNTR11_PMN3_WIDTH   32
#define SMMU500_PMEVCNTR11_PMN3_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR12
 */
#define SMMU500_PMEVCNTR12    ( ( SMMU500_BASEADDR ) + 0X00003030 )

#define SMMU500_PMEVCNTR12_PMN0_SHIFT   0
#define SMMU500_PMEVCNTR12_PMN0_WIDTH   32
#define SMMU500_PMEVCNTR12_PMN0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR13
 */
#define SMMU500_PMEVCNTR13    ( ( SMMU500_BASEADDR ) + 0X00003034 )

#define SMMU500_PMEVCNTR13_PMN1_SHIFT   0
#define SMMU500_PMEVCNTR13_PMN1_WIDTH   32
#define SMMU500_PMEVCNTR13_PMN1_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR14
 */
#define SMMU500_PMEVCNTR14    ( ( SMMU500_BASEADDR ) + 0X00003038 )

#define SMMU500_PMEVCNTR14_PMN2_SHIFT   0
#define SMMU500_PMEVCNTR14_PMN2_WIDTH   32
#define SMMU500_PMEVCNTR14_PMN2_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR15
 */
#define SMMU500_PMEVCNTR15    ( ( SMMU500_BASEADDR ) + 0X0000303C )

#define SMMU500_PMEVCNTR15_PMN3_SHIFT   0
#define SMMU500_PMEVCNTR15_PMN3_WIDTH   32
#define SMMU500_PMEVCNTR15_PMN3_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR16
 */
#define SMMU500_PMEVCNTR16    ( ( SMMU500_BASEADDR ) + 0X00003040 )

#define SMMU500_PMEVCNTR16_PMN0_SHIFT   0
#define SMMU500_PMEVCNTR16_PMN0_WIDTH   32
#define SMMU500_PMEVCNTR16_PMN0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR17
 */
#define SMMU500_PMEVCNTR17    ( ( SMMU500_BASEADDR ) + 0X00003044 )

#define SMMU500_PMEVCNTR17_PMN1_SHIFT   0
#define SMMU500_PMEVCNTR17_PMN1_WIDTH   32
#define SMMU500_PMEVCNTR17_PMN1_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR18
 */
#define SMMU500_PMEVCNTR18    ( ( SMMU500_BASEADDR ) + 0X00003048 )

#define SMMU500_PMEVCNTR18_PMN2_SHIFT   0
#define SMMU500_PMEVCNTR18_PMN2_WIDTH   32
#define SMMU500_PMEVCNTR18_PMN2_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR19
 */
#define SMMU500_PMEVCNTR19    ( ( SMMU500_BASEADDR ) + 0X0000304C )

#define SMMU500_PMEVCNTR19_PMN3_SHIFT   0
#define SMMU500_PMEVCNTR19_PMN3_WIDTH   32
#define SMMU500_PMEVCNTR19_PMN3_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR20
 */
#define SMMU500_PMEVCNTR20    ( ( SMMU500_BASEADDR ) + 0X00003050 )

#define SMMU500_PMEVCNTR20_PMN0_SHIFT   0
#define SMMU500_PMEVCNTR20_PMN0_WIDTH   32
#define SMMU500_PMEVCNTR20_PMN0_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR21
 */
#define SMMU500_PMEVCNTR21    ( ( SMMU500_BASEADDR ) + 0X00003054 )

#define SMMU500_PMEVCNTR21_PMN1_SHIFT   0
#define SMMU500_PMEVCNTR21_PMN1_WIDTH   32
#define SMMU500_PMEVCNTR21_PMN1_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR22
 */
#define SMMU500_PMEVCNTR22    ( ( SMMU500_BASEADDR ) + 0X00003058 )

#define SMMU500_PMEVCNTR22_PMN2_SHIFT   0
#define SMMU500_PMEVCNTR22_PMN2_WIDTH   32
#define SMMU500_PMEVCNTR22_PMN2_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVCNTR23
 */
#define SMMU500_PMEVCNTR23    ( ( SMMU500_BASEADDR ) + 0X0000305C )

#define SMMU500_PMEVCNTR23_PMN3_SHIFT   0
#define SMMU500_PMEVCNTR23_PMN3_WIDTH   32
#define SMMU500_PMEVCNTR23_PMN3_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_PMEVTYPER0
 */
#define SMMU500_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00003400 )

#define SMMU500_PMEVTYPER0_P_SHIFT   31
#define SMMU500_PMEVTYPER0_P_WIDTH   1
#define SMMU500_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_PMEVTYPER0_U_SHIFT   30
#define SMMU500_PMEVTYPER0_U_WIDTH   1
#define SMMU500_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER1
 */
#define SMMU500_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00003404 )

#define SMMU500_PMEVTYPER1_P_SHIFT   31
#define SMMU500_PMEVTYPER1_P_WIDTH   1
#define SMMU500_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_PMEVTYPER1_U_SHIFT   30
#define SMMU500_PMEVTYPER1_U_WIDTH   1
#define SMMU500_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER2
 */
#define SMMU500_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00003408 )

#define SMMU500_PMEVTYPER2_P_SHIFT   31
#define SMMU500_PMEVTYPER2_P_WIDTH   1
#define SMMU500_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_PMEVTYPER2_U_SHIFT   30
#define SMMU500_PMEVTYPER2_U_WIDTH   1
#define SMMU500_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER3
 */
#define SMMU500_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X0000340C )

#define SMMU500_PMEVTYPER3_P_SHIFT   31
#define SMMU500_PMEVTYPER3_P_WIDTH   1
#define SMMU500_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_PMEVTYPER3_U_SHIFT   30
#define SMMU500_PMEVTYPER3_U_WIDTH   1
#define SMMU500_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER4
 */
#define SMMU500_PMEVTYPER4    ( ( SMMU500_BASEADDR ) + 0X00003410 )

#define SMMU500_PMEVTYPER4_P_SHIFT   31
#define SMMU500_PMEVTYPER4_P_WIDTH   1
#define SMMU500_PMEVTYPER4_P_MASK    0X80000000

#define SMMU500_PMEVTYPER4_U_SHIFT   30
#define SMMU500_PMEVTYPER4_U_WIDTH   1
#define SMMU500_PMEVTYPER4_U_MASK    0X40000000

#define SMMU500_PMEVTYPER4_NSP_SHIFT   29
#define SMMU500_PMEVTYPER4_NSP_WIDTH   1
#define SMMU500_PMEVTYPER4_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER4_NSU_SHIFT   28
#define SMMU500_PMEVTYPER4_NSU_WIDTH   1
#define SMMU500_PMEVTYPER4_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER4_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER4_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER4_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER5
 */
#define SMMU500_PMEVTYPER5    ( ( SMMU500_BASEADDR ) + 0X00003414 )

#define SMMU500_PMEVTYPER5_P_SHIFT   31
#define SMMU500_PMEVTYPER5_P_WIDTH   1
#define SMMU500_PMEVTYPER5_P_MASK    0X80000000

#define SMMU500_PMEVTYPER5_U_SHIFT   30
#define SMMU500_PMEVTYPER5_U_WIDTH   1
#define SMMU500_PMEVTYPER5_U_MASK    0X40000000

#define SMMU500_PMEVTYPER5_NSP_SHIFT   29
#define SMMU500_PMEVTYPER5_NSP_WIDTH   1
#define SMMU500_PMEVTYPER5_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER5_NSU_SHIFT   28
#define SMMU500_PMEVTYPER5_NSU_WIDTH   1
#define SMMU500_PMEVTYPER5_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER5_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER5_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER5_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER6
 */
#define SMMU500_PMEVTYPER6    ( ( SMMU500_BASEADDR ) + 0X00003418 )

#define SMMU500_PMEVTYPER6_P_SHIFT   31
#define SMMU500_PMEVTYPER6_P_WIDTH   1
#define SMMU500_PMEVTYPER6_P_MASK    0X80000000

#define SMMU500_PMEVTYPER6_U_SHIFT   30
#define SMMU500_PMEVTYPER6_U_WIDTH   1
#define SMMU500_PMEVTYPER6_U_MASK    0X40000000

#define SMMU500_PMEVTYPER6_NSP_SHIFT   29
#define SMMU500_PMEVTYPER6_NSP_WIDTH   1
#define SMMU500_PMEVTYPER6_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER6_NSU_SHIFT   28
#define SMMU500_PMEVTYPER6_NSU_WIDTH   1
#define SMMU500_PMEVTYPER6_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER6_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER6_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER6_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER7
 */
#define SMMU500_PMEVTYPER7    ( ( SMMU500_BASEADDR ) + 0X0000341C )

#define SMMU500_PMEVTYPER7_P_SHIFT   31
#define SMMU500_PMEVTYPER7_P_WIDTH   1
#define SMMU500_PMEVTYPER7_P_MASK    0X80000000

#define SMMU500_PMEVTYPER7_U_SHIFT   30
#define SMMU500_PMEVTYPER7_U_WIDTH   1
#define SMMU500_PMEVTYPER7_U_MASK    0X40000000

#define SMMU500_PMEVTYPER7_NSP_SHIFT   29
#define SMMU500_PMEVTYPER7_NSP_WIDTH   1
#define SMMU500_PMEVTYPER7_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER7_NSU_SHIFT   28
#define SMMU500_PMEVTYPER7_NSU_WIDTH   1
#define SMMU500_PMEVTYPER7_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER7_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER7_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER7_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER8
 */
#define SMMU500_PMEVTYPER8    ( ( SMMU500_BASEADDR ) + 0X00003420 )

#define SMMU500_PMEVTYPER8_P_SHIFT   31
#define SMMU500_PMEVTYPER8_P_WIDTH   1
#define SMMU500_PMEVTYPER8_P_MASK    0X80000000

#define SMMU500_PMEVTYPER8_U_SHIFT   30
#define SMMU500_PMEVTYPER8_U_WIDTH   1
#define SMMU500_PMEVTYPER8_U_MASK    0X40000000

#define SMMU500_PMEVTYPER8_NSP_SHIFT   29
#define SMMU500_PMEVTYPER8_NSP_WIDTH   1
#define SMMU500_PMEVTYPER8_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER8_NSU_SHIFT   28
#define SMMU500_PMEVTYPER8_NSU_WIDTH   1
#define SMMU500_PMEVTYPER8_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER8_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER8_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER8_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER9
 */
#define SMMU500_PMEVTYPER9    ( ( SMMU500_BASEADDR ) + 0X00003424 )

#define SMMU500_PMEVTYPER9_P_SHIFT   31
#define SMMU500_PMEVTYPER9_P_WIDTH   1
#define SMMU500_PMEVTYPER9_P_MASK    0X80000000

#define SMMU500_PMEVTYPER9_U_SHIFT   30
#define SMMU500_PMEVTYPER9_U_WIDTH   1
#define SMMU500_PMEVTYPER9_U_MASK    0X40000000

#define SMMU500_PMEVTYPER9_NSP_SHIFT   29
#define SMMU500_PMEVTYPER9_NSP_WIDTH   1
#define SMMU500_PMEVTYPER9_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER9_NSU_SHIFT   28
#define SMMU500_PMEVTYPER9_NSU_WIDTH   1
#define SMMU500_PMEVTYPER9_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER9_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER9_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER9_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER10
 */
#define SMMU500_PMEVTYPER10    ( ( SMMU500_BASEADDR ) + 0X00003428 )

#define SMMU500_PMEVTYPER10_P_SHIFT   31
#define SMMU500_PMEVTYPER10_P_WIDTH   1
#define SMMU500_PMEVTYPER10_P_MASK    0X80000000

#define SMMU500_PMEVTYPER10_U_SHIFT   30
#define SMMU500_PMEVTYPER10_U_WIDTH   1
#define SMMU500_PMEVTYPER10_U_MASK    0X40000000

#define SMMU500_PMEVTYPER10_NSP_SHIFT   29
#define SMMU500_PMEVTYPER10_NSP_WIDTH   1
#define SMMU500_PMEVTYPER10_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER10_NSU_SHIFT   28
#define SMMU500_PMEVTYPER10_NSU_WIDTH   1
#define SMMU500_PMEVTYPER10_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER10_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER10_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER10_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER11
 */
#define SMMU500_PMEVTYPER11    ( ( SMMU500_BASEADDR ) + 0X0000342C )

#define SMMU500_PMEVTYPER11_P_SHIFT   31
#define SMMU500_PMEVTYPER11_P_WIDTH   1
#define SMMU500_PMEVTYPER11_P_MASK    0X80000000

#define SMMU500_PMEVTYPER11_U_SHIFT   30
#define SMMU500_PMEVTYPER11_U_WIDTH   1
#define SMMU500_PMEVTYPER11_U_MASK    0X40000000

#define SMMU500_PMEVTYPER11_NSP_SHIFT   29
#define SMMU500_PMEVTYPER11_NSP_WIDTH   1
#define SMMU500_PMEVTYPER11_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER11_NSU_SHIFT   28
#define SMMU500_PMEVTYPER11_NSU_WIDTH   1
#define SMMU500_PMEVTYPER11_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER11_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER11_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER11_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER12
 */
#define SMMU500_PMEVTYPER12    ( ( SMMU500_BASEADDR ) + 0X00003430 )

#define SMMU500_PMEVTYPER12_P_SHIFT   31
#define SMMU500_PMEVTYPER12_P_WIDTH   1
#define SMMU500_PMEVTYPER12_P_MASK    0X80000000

#define SMMU500_PMEVTYPER12_U_SHIFT   30
#define SMMU500_PMEVTYPER12_U_WIDTH   1
#define SMMU500_PMEVTYPER12_U_MASK    0X40000000

#define SMMU500_PMEVTYPER12_NSP_SHIFT   29
#define SMMU500_PMEVTYPER12_NSP_WIDTH   1
#define SMMU500_PMEVTYPER12_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER12_NSU_SHIFT   28
#define SMMU500_PMEVTYPER12_NSU_WIDTH   1
#define SMMU500_PMEVTYPER12_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER12_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER12_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER12_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER13
 */
#define SMMU500_PMEVTYPER13    ( ( SMMU500_BASEADDR ) + 0X00003434 )

#define SMMU500_PMEVTYPER13_P_SHIFT   31
#define SMMU500_PMEVTYPER13_P_WIDTH   1
#define SMMU500_PMEVTYPER13_P_MASK    0X80000000

#define SMMU500_PMEVTYPER13_U_SHIFT   30
#define SMMU500_PMEVTYPER13_U_WIDTH   1
#define SMMU500_PMEVTYPER13_U_MASK    0X40000000

#define SMMU500_PMEVTYPER13_NSP_SHIFT   29
#define SMMU500_PMEVTYPER13_NSP_WIDTH   1
#define SMMU500_PMEVTYPER13_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER13_NSU_SHIFT   28
#define SMMU500_PMEVTYPER13_NSU_WIDTH   1
#define SMMU500_PMEVTYPER13_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER13_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER13_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER13_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER14
 */
#define SMMU500_PMEVTYPER14    ( ( SMMU500_BASEADDR ) + 0X00003438 )

#define SMMU500_PMEVTYPER14_P_SHIFT   31
#define SMMU500_PMEVTYPER14_P_WIDTH   1
#define SMMU500_PMEVTYPER14_P_MASK    0X80000000

#define SMMU500_PMEVTYPER14_U_SHIFT   30
#define SMMU500_PMEVTYPER14_U_WIDTH   1
#define SMMU500_PMEVTYPER14_U_MASK    0X40000000

#define SMMU500_PMEVTYPER14_NSP_SHIFT   29
#define SMMU500_PMEVTYPER14_NSP_WIDTH   1
#define SMMU500_PMEVTYPER14_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER14_NSU_SHIFT   28
#define SMMU500_PMEVTYPER14_NSU_WIDTH   1
#define SMMU500_PMEVTYPER14_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER14_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER14_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER14_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER15
 */
#define SMMU500_PMEVTYPER15    ( ( SMMU500_BASEADDR ) + 0X0000343C )

#define SMMU500_PMEVTYPER15_P_SHIFT   31
#define SMMU500_PMEVTYPER15_P_WIDTH   1
#define SMMU500_PMEVTYPER15_P_MASK    0X80000000

#define SMMU500_PMEVTYPER15_U_SHIFT   30
#define SMMU500_PMEVTYPER15_U_WIDTH   1
#define SMMU500_PMEVTYPER15_U_MASK    0X40000000

#define SMMU500_PMEVTYPER15_NSP_SHIFT   29
#define SMMU500_PMEVTYPER15_NSP_WIDTH   1
#define SMMU500_PMEVTYPER15_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER15_NSU_SHIFT   28
#define SMMU500_PMEVTYPER15_NSU_WIDTH   1
#define SMMU500_PMEVTYPER15_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER15_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER15_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER15_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER16
 */
#define SMMU500_PMEVTYPER16    ( ( SMMU500_BASEADDR ) + 0X00003440 )

#define SMMU500_PMEVTYPER16_P_SHIFT   31
#define SMMU500_PMEVTYPER16_P_WIDTH   1
#define SMMU500_PMEVTYPER16_P_MASK    0X80000000

#define SMMU500_PMEVTYPER16_U_SHIFT   30
#define SMMU500_PMEVTYPER16_U_WIDTH   1
#define SMMU500_PMEVTYPER16_U_MASK    0X40000000

#define SMMU500_PMEVTYPER16_NSP_SHIFT   29
#define SMMU500_PMEVTYPER16_NSP_WIDTH   1
#define SMMU500_PMEVTYPER16_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER16_NSU_SHIFT   28
#define SMMU500_PMEVTYPER16_NSU_WIDTH   1
#define SMMU500_PMEVTYPER16_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER16_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER16_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER16_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER17
 */
#define SMMU500_PMEVTYPER17    ( ( SMMU500_BASEADDR ) + 0X00003444 )

#define SMMU500_PMEVTYPER17_P_SHIFT   31
#define SMMU500_PMEVTYPER17_P_WIDTH   1
#define SMMU500_PMEVTYPER17_P_MASK    0X80000000

#define SMMU500_PMEVTYPER17_U_SHIFT   30
#define SMMU500_PMEVTYPER17_U_WIDTH   1
#define SMMU500_PMEVTYPER17_U_MASK    0X40000000

#define SMMU500_PMEVTYPER17_NSP_SHIFT   29
#define SMMU500_PMEVTYPER17_NSP_WIDTH   1
#define SMMU500_PMEVTYPER17_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER17_NSU_SHIFT   28
#define SMMU500_PMEVTYPER17_NSU_WIDTH   1
#define SMMU500_PMEVTYPER17_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER17_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER17_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER17_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER18
 */
#define SMMU500_PMEVTYPER18    ( ( SMMU500_BASEADDR ) + 0X00003448 )

#define SMMU500_PMEVTYPER18_P_SHIFT   31
#define SMMU500_PMEVTYPER18_P_WIDTH   1
#define SMMU500_PMEVTYPER18_P_MASK    0X80000000

#define SMMU500_PMEVTYPER18_U_SHIFT   30
#define SMMU500_PMEVTYPER18_U_WIDTH   1
#define SMMU500_PMEVTYPER18_U_MASK    0X40000000

#define SMMU500_PMEVTYPER18_NSP_SHIFT   29
#define SMMU500_PMEVTYPER18_NSP_WIDTH   1
#define SMMU500_PMEVTYPER18_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER18_NSU_SHIFT   28
#define SMMU500_PMEVTYPER18_NSU_WIDTH   1
#define SMMU500_PMEVTYPER18_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER18_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER18_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER18_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER19
 */
#define SMMU500_PMEVTYPER19    ( ( SMMU500_BASEADDR ) + 0X0000344C )

#define SMMU500_PMEVTYPER19_P_SHIFT   31
#define SMMU500_PMEVTYPER19_P_WIDTH   1
#define SMMU500_PMEVTYPER19_P_MASK    0X80000000

#define SMMU500_PMEVTYPER19_U_SHIFT   30
#define SMMU500_PMEVTYPER19_U_WIDTH   1
#define SMMU500_PMEVTYPER19_U_MASK    0X40000000

#define SMMU500_PMEVTYPER19_NSP_SHIFT   29
#define SMMU500_PMEVTYPER19_NSP_WIDTH   1
#define SMMU500_PMEVTYPER19_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER19_NSU_SHIFT   28
#define SMMU500_PMEVTYPER19_NSU_WIDTH   1
#define SMMU500_PMEVTYPER19_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER19_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER19_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER19_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER20
 */
#define SMMU500_PMEVTYPER20    ( ( SMMU500_BASEADDR ) + 0X00003450 )

#define SMMU500_PMEVTYPER20_P_SHIFT   31
#define SMMU500_PMEVTYPER20_P_WIDTH   1
#define SMMU500_PMEVTYPER20_P_MASK    0X80000000

#define SMMU500_PMEVTYPER20_U_SHIFT   30
#define SMMU500_PMEVTYPER20_U_WIDTH   1
#define SMMU500_PMEVTYPER20_U_MASK    0X40000000

#define SMMU500_PMEVTYPER20_NSP_SHIFT   29
#define SMMU500_PMEVTYPER20_NSP_WIDTH   1
#define SMMU500_PMEVTYPER20_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER20_NSU_SHIFT   28
#define SMMU500_PMEVTYPER20_NSU_WIDTH   1
#define SMMU500_PMEVTYPER20_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER20_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER20_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER20_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER21
 */
#define SMMU500_PMEVTYPER21    ( ( SMMU500_BASEADDR ) + 0X00003454 )

#define SMMU500_PMEVTYPER21_P_SHIFT   31
#define SMMU500_PMEVTYPER21_P_WIDTH   1
#define SMMU500_PMEVTYPER21_P_MASK    0X80000000

#define SMMU500_PMEVTYPER21_U_SHIFT   30
#define SMMU500_PMEVTYPER21_U_WIDTH   1
#define SMMU500_PMEVTYPER21_U_MASK    0X40000000

#define SMMU500_PMEVTYPER21_NSP_SHIFT   29
#define SMMU500_PMEVTYPER21_NSP_WIDTH   1
#define SMMU500_PMEVTYPER21_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER21_NSU_SHIFT   28
#define SMMU500_PMEVTYPER21_NSU_WIDTH   1
#define SMMU500_PMEVTYPER21_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER21_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER21_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER21_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER22
 */
#define SMMU500_PMEVTYPER22    ( ( SMMU500_BASEADDR ) + 0X00003458 )

#define SMMU500_PMEVTYPER22_P_SHIFT   31
#define SMMU500_PMEVTYPER22_P_WIDTH   1
#define SMMU500_PMEVTYPER22_P_MASK    0X80000000

#define SMMU500_PMEVTYPER22_U_SHIFT   30
#define SMMU500_PMEVTYPER22_U_WIDTH   1
#define SMMU500_PMEVTYPER22_U_MASK    0X40000000

#define SMMU500_PMEVTYPER22_NSP_SHIFT   29
#define SMMU500_PMEVTYPER22_NSP_WIDTH   1
#define SMMU500_PMEVTYPER22_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER22_NSU_SHIFT   28
#define SMMU500_PMEVTYPER22_NSU_WIDTH   1
#define SMMU500_PMEVTYPER22_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER22_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER22_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER22_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMEVTYPER23
 */
#define SMMU500_PMEVTYPER23    ( ( SMMU500_BASEADDR ) + 0X0000345C )

#define SMMU500_PMEVTYPER23_P_SHIFT   31
#define SMMU500_PMEVTYPER23_P_WIDTH   1
#define SMMU500_PMEVTYPER23_P_MASK    0X80000000

#define SMMU500_PMEVTYPER23_U_SHIFT   30
#define SMMU500_PMEVTYPER23_U_WIDTH   1
#define SMMU500_PMEVTYPER23_U_MASK    0X40000000

#define SMMU500_PMEVTYPER23_NSP_SHIFT   29
#define SMMU500_PMEVTYPER23_NSP_WIDTH   1
#define SMMU500_PMEVTYPER23_NSP_MASK    0X20000000

#define SMMU500_PMEVTYPER23_NSU_SHIFT   28
#define SMMU500_PMEVTYPER23_NSU_WIDTH   1
#define SMMU500_PMEVTYPER23_NSU_MASK    0X10000000

#define SMMU500_PMEVTYPER23_EVENT_SHIFT   0
#define SMMU500_PMEVTYPER23_EVENT_WIDTH   5
#define SMMU500_PMEVTYPER23_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_PMCGCR0
 */
#define SMMU500_PMCGCR0    ( ( SMMU500_BASEADDR ) + 0X00003800 )

#define SMMU500_PMCGCR0_CGNC_SHIFT   24
#define SMMU500_PMCGCR0_CGNC_WIDTH   4
#define SMMU500_PMCGCR0_CGNC_MASK    0X0F000000

#define SMMU500_PMCGCR0_SIDG_SHIFT   16
#define SMMU500_PMCGCR0_SIDG_WIDTH   7
#define SMMU500_PMCGCR0_SIDG_MASK    0X007F0000

#define SMMU500_PMCGCR0_X_SHIFT   12
#define SMMU500_PMCGCR0_X_WIDTH   1
#define SMMU500_PMCGCR0_X_MASK    0X00001000

#define SMMU500_PMCGCR0_E_SHIFT   11
#define SMMU500_PMCGCR0_E_WIDTH   1
#define SMMU500_PMCGCR0_E_MASK    0X00000800

#define SMMU500_PMCGCR0_CBAEN_SHIFT   10
#define SMMU500_PMCGCR0_CBAEN_WIDTH   1
#define SMMU500_PMCGCR0_CBAEN_MASK    0X00000400

#define SMMU500_PMCGCR0_TCEFCFG_SHIFT   8
#define SMMU500_PMCGCR0_TCEFCFG_WIDTH   2
#define SMMU500_PMCGCR0_TCEFCFG_MASK    0X00000300

#define SMMU500_PMCGCR0_NDX_SHIFT   0
#define SMMU500_PMCGCR0_NDX_WIDTH   4
#define SMMU500_PMCGCR0_NDX_MASK    0X0000000F

/**
 * Register: SMMU500_PMCGCR1
 */
#define SMMU500_PMCGCR1    ( ( SMMU500_BASEADDR ) + 0X00003804 )

#define SMMU500_PMCGCR1_CGNC_SHIFT   24
#define SMMU500_PMCGCR1_CGNC_WIDTH   4
#define SMMU500_PMCGCR1_CGNC_MASK    0X0F000000

#define SMMU500_PMCGCR1_SIDG_SHIFT   16
#define SMMU500_PMCGCR1_SIDG_WIDTH   7
#define SMMU500_PMCGCR1_SIDG_MASK    0X007F0000

#define SMMU500_PMCGCR1_X_SHIFT   12
#define SMMU500_PMCGCR1_X_WIDTH   1
#define SMMU500_PMCGCR1_X_MASK    0X00001000

#define SMMU500_PMCGCR1_E_SHIFT   11
#define SMMU500_PMCGCR1_E_WIDTH   1
#define SMMU500_PMCGCR1_E_MASK    0X00000800

#define SMMU500_PMCGCR1_CBAEN_SHIFT   10
#define SMMU500_PMCGCR1_CBAEN_WIDTH   1
#define SMMU500_PMCGCR1_CBAEN_MASK    0X00000400

#define SMMU500_PMCGCR1_TCEFCFG_SHIFT   8
#define SMMU500_PMCGCR1_TCEFCFG_WIDTH   2
#define SMMU500_PMCGCR1_TCEFCFG_MASK    0X00000300

#define SMMU500_PMCGCR1_NDX_SHIFT   0
#define SMMU500_PMCGCR1_NDX_WIDTH   4
#define SMMU500_PMCGCR1_NDX_MASK    0X0000000F

/**
 * Register: SMMU500_PMCGCR2
 */
#define SMMU500_PMCGCR2    ( ( SMMU500_BASEADDR ) + 0X00003808 )

#define SMMU500_PMCGCR2_CGNC_SHIFT   24
#define SMMU500_PMCGCR2_CGNC_WIDTH   4
#define SMMU500_PMCGCR2_CGNC_MASK    0X0F000000

#define SMMU500_PMCGCR2_SIDG_SHIFT   16
#define SMMU500_PMCGCR2_SIDG_WIDTH   7
#define SMMU500_PMCGCR2_SIDG_MASK    0X007F0000

#define SMMU500_PMCGCR2_X_SHIFT   12
#define SMMU500_PMCGCR2_X_WIDTH   1
#define SMMU500_PMCGCR2_X_MASK    0X00001000

#define SMMU500_PMCGCR2_E_SHIFT   11
#define SMMU500_PMCGCR2_E_WIDTH   1
#define SMMU500_PMCGCR2_E_MASK    0X00000800

#define SMMU500_PMCGCR2_CBAEN_SHIFT   10
#define SMMU500_PMCGCR2_CBAEN_WIDTH   1
#define SMMU500_PMCGCR2_CBAEN_MASK    0X00000400

#define SMMU500_PMCGCR2_TCEFCFG_SHIFT   8
#define SMMU500_PMCGCR2_TCEFCFG_WIDTH   2
#define SMMU500_PMCGCR2_TCEFCFG_MASK    0X00000300

#define SMMU500_PMCGCR2_NDX_SHIFT   0
#define SMMU500_PMCGCR2_NDX_WIDTH   4
#define SMMU500_PMCGCR2_NDX_MASK    0X0000000F

/**
 * Register: SMMU500_PMCGCR3
 */
#define SMMU500_PMCGCR3    ( ( SMMU500_BASEADDR ) + 0X0000380C )

#define SMMU500_PMCGCR3_CGNC_SHIFT   24
#define SMMU500_PMCGCR3_CGNC_WIDTH   4
#define SMMU500_PMCGCR3_CGNC_MASK    0X0F000000

#define SMMU500_PMCGCR3_SIDG_SHIFT   16
#define SMMU500_PMCGCR3_SIDG_WIDTH   7
#define SMMU500_PMCGCR3_SIDG_MASK    0X007F0000

#define SMMU500_PMCGCR3_X_SHIFT   12
#define SMMU500_PMCGCR3_X_WIDTH   1
#define SMMU500_PMCGCR3_X_MASK    0X00001000

#define SMMU500_PMCGCR3_E_SHIFT   11
#define SMMU500_PMCGCR3_E_WIDTH   1
#define SMMU500_PMCGCR3_E_MASK    0X00000800

#define SMMU500_PMCGCR3_CBAEN_SHIFT   10
#define SMMU500_PMCGCR3_CBAEN_WIDTH   1
#define SMMU500_PMCGCR3_CBAEN_MASK    0X00000400

#define SMMU500_PMCGCR3_TCEFCFG_SHIFT   8
#define SMMU500_PMCGCR3_TCEFCFG_WIDTH   2
#define SMMU500_PMCGCR3_TCEFCFG_MASK    0X00000300

#define SMMU500_PMCGCR3_NDX_SHIFT   0
#define SMMU500_PMCGCR3_NDX_WIDTH   4
#define SMMU500_PMCGCR3_NDX_MASK    0X0000000F

/**
 * Register: SMMU500_PMCGCR4
 */
#define SMMU500_PMCGCR4    ( ( SMMU500_BASEADDR ) + 0X00003810 )

#define SMMU500_PMCGCR4_CGNC_SHIFT   24
#define SMMU500_PMCGCR4_CGNC_WIDTH   4
#define SMMU500_PMCGCR4_CGNC_MASK    0X0F000000

#define SMMU500_PMCGCR4_SIDG_SHIFT   16
#define SMMU500_PMCGCR4_SIDG_WIDTH   7
#define SMMU500_PMCGCR4_SIDG_MASK    0X007F0000

#define SMMU500_PMCGCR4_X_SHIFT   12
#define SMMU500_PMCGCR4_X_WIDTH   1
#define SMMU500_PMCGCR4_X_MASK    0X00001000

#define SMMU500_PMCGCR4_E_SHIFT   11
#define SMMU500_PMCGCR4_E_WIDTH   1
#define SMMU500_PMCGCR4_E_MASK    0X00000800

#define SMMU500_PMCGCR4_CBAEN_SHIFT   10
#define SMMU500_PMCGCR4_CBAEN_WIDTH   1
#define SMMU500_PMCGCR4_CBAEN_MASK    0X00000400

#define SMMU500_PMCGCR4_TCEFCFG_SHIFT   8
#define SMMU500_PMCGCR4_TCEFCFG_WIDTH   2
#define SMMU500_PMCGCR4_TCEFCFG_MASK    0X00000300

#define SMMU500_PMCGCR4_NDX_SHIFT   0
#define SMMU500_PMCGCR4_NDX_WIDTH   4
#define SMMU500_PMCGCR4_NDX_MASK    0X0000000F

/**
 * Register: SMMU500_PMCGCR5
 */
#define SMMU500_PMCGCR5    ( ( SMMU500_BASEADDR ) + 0X00003814 )

#define SMMU500_PMCGCR5_CGNC_SHIFT   24
#define SMMU500_PMCGCR5_CGNC_WIDTH   4
#define SMMU500_PMCGCR5_CGNC_MASK    0X0F000000

#define SMMU500_PMCGCR5_SIDG_SHIFT   16
#define SMMU500_PMCGCR5_SIDG_WIDTH   7
#define SMMU500_PMCGCR5_SIDG_MASK    0X007F0000

#define SMMU500_PMCGCR5_X_SHIFT   12
#define SMMU500_PMCGCR5_X_WIDTH   1
#define SMMU500_PMCGCR5_X_MASK    0X00001000

#define SMMU500_PMCGCR5_E_SHIFT   11
#define SMMU500_PMCGCR5_E_WIDTH   1
#define SMMU500_PMCGCR5_E_MASK    0X00000800

#define SMMU500_PMCGCR5_CBAEN_SHIFT   10
#define SMMU500_PMCGCR5_CBAEN_WIDTH   1
#define SMMU500_PMCGCR5_CBAEN_MASK    0X00000400

#define SMMU500_PMCGCR5_TCEFCFG_SHIFT   8
#define SMMU500_PMCGCR5_TCEFCFG_WIDTH   2
#define SMMU500_PMCGCR5_TCEFCFG_MASK    0X00000300

#define SMMU500_PMCGCR5_NDX_SHIFT   0
#define SMMU500_PMCGCR5_NDX_WIDTH   4
#define SMMU500_PMCGCR5_NDX_MASK    0X0000000F

/**
 * Register: SMMU500_PMCGSMR0
 */
#define SMMU500_PMCGSMR0    ( ( SMMU500_BASEADDR ) + 0X00003A00 )

#define SMMU500_PMCGSMR0_MASK_SHIFT   16
#define SMMU500_PMCGSMR0_MASK_WIDTH   10
#define SMMU500_PMCGSMR0_MASK_MASK    0X03FF0000

#define SMMU500_PMCGSMR0_ID_SHIFT   0
#define SMMU500_PMCGSMR0_ID_WIDTH   10
#define SMMU500_PMCGSMR0_ID_MASK    0X000003FF

/**
 * Register: SMMU500_PMCGSMR1
 */
#define SMMU500_PMCGSMR1    ( ( SMMU500_BASEADDR ) + 0X00003A04 )

#define SMMU500_PMCGSMR1_MASK_SHIFT   16
#define SMMU500_PMCGSMR1_MASK_WIDTH   10
#define SMMU500_PMCGSMR1_MASK_MASK    0X03FF0000

#define SMMU500_PMCGSMR1_ID_SHIFT   0
#define SMMU500_PMCGSMR1_ID_WIDTH   10
#define SMMU500_PMCGSMR1_ID_MASK    0X000003FF

/**
 * Register: SMMU500_PMCGSMR2
 */
#define SMMU500_PMCGSMR2    ( ( SMMU500_BASEADDR ) + 0X00003A08 )

#define SMMU500_PMCGSMR2_MASK_SHIFT   16
#define SMMU500_PMCGSMR2_MASK_WIDTH   10
#define SMMU500_PMCGSMR2_MASK_MASK    0X03FF0000

#define SMMU500_PMCGSMR2_ID_SHIFT   0
#define SMMU500_PMCGSMR2_ID_WIDTH   10
#define SMMU500_PMCGSMR2_ID_MASK    0X000003FF

/**
 * Register: SMMU500_PMCGSMR3
 */
#define SMMU500_PMCGSMR3    ( ( SMMU500_BASEADDR ) + 0X00003A0C )

#define SMMU500_PMCGSMR3_MASK_SHIFT   16
#define SMMU500_PMCGSMR3_MASK_WIDTH   10
#define SMMU500_PMCGSMR3_MASK_MASK    0X03FF0000

#define SMMU500_PMCGSMR3_ID_SHIFT   0
#define SMMU500_PMCGSMR3_ID_WIDTH   10
#define SMMU500_PMCGSMR3_ID_MASK    0X000003FF

/**
 * Register: SMMU500_PMCGSMR4
 */
#define SMMU500_PMCGSMR4    ( ( SMMU500_BASEADDR ) + 0X00003A10 )

#define SMMU500_PMCGSMR4_MASK_SHIFT   16
#define SMMU500_PMCGSMR4_MASK_WIDTH   10
#define SMMU500_PMCGSMR4_MASK_MASK    0X03FF0000

#define SMMU500_PMCGSMR4_ID_SHIFT   0
#define SMMU500_PMCGSMR4_ID_WIDTH   10
#define SMMU500_PMCGSMR4_ID_MASK    0X000003FF

/**
 * Register: SMMU500_PMCGSMR5
 */
#define SMMU500_PMCGSMR5    ( ( SMMU500_BASEADDR ) + 0X00003A14 )

#define SMMU500_PMCGSMR5_MASK_SHIFT   16
#define SMMU500_PMCGSMR5_MASK_WIDTH   10
#define SMMU500_PMCGSMR5_MASK_MASK    0X03FF0000

#define SMMU500_PMCGSMR5_ID_SHIFT   0
#define SMMU500_PMCGSMR5_ID_WIDTH   10
#define SMMU500_PMCGSMR5_ID_MASK    0X000003FF

/**
 * Register: SMMU500_PMCNTENSET
 */
#define SMMU500_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00003C00 )

#define SMMU500_PMCNTENSET_P23_SHIFT   23
#define SMMU500_PMCNTENSET_P23_WIDTH   1
#define SMMU500_PMCNTENSET_P23_MASK    0X00800000

#define SMMU500_PMCNTENSET_P22_SHIFT   22
#define SMMU500_PMCNTENSET_P22_WIDTH   1
#define SMMU500_PMCNTENSET_P22_MASK    0X00400000

#define SMMU500_PMCNTENSET_P21_SHIFT   21
#define SMMU500_PMCNTENSET_P21_WIDTH   1
#define SMMU500_PMCNTENSET_P21_MASK    0X00200000

#define SMMU500_PMCNTENSET_P20_SHIFT   20
#define SMMU500_PMCNTENSET_P20_WIDTH   1
#define SMMU500_PMCNTENSET_P20_MASK    0X00100000

#define SMMU500_PMCNTENSET_P19_SHIFT   19
#define SMMU500_PMCNTENSET_P19_WIDTH   1
#define SMMU500_PMCNTENSET_P19_MASK    0X00080000

#define SMMU500_PMCNTENSET_P18_SHIFT   18
#define SMMU500_PMCNTENSET_P18_WIDTH   1
#define SMMU500_PMCNTENSET_P18_MASK    0X00040000

#define SMMU500_PMCNTENSET_P17_SHIFT   17
#define SMMU500_PMCNTENSET_P17_WIDTH   1
#define SMMU500_PMCNTENSET_P17_MASK    0X00020000

#define SMMU500_PMCNTENSET_P16_SHIFT   16
#define SMMU500_PMCNTENSET_P16_WIDTH   1
#define SMMU500_PMCNTENSET_P16_MASK    0X00010000

#define SMMU500_PMCNTENSET_P15_SHIFT   15
#define SMMU500_PMCNTENSET_P15_WIDTH   1
#define SMMU500_PMCNTENSET_P15_MASK    0X00008000

#define SMMU500_PMCNTENSET_P14_SHIFT   14
#define SMMU500_PMCNTENSET_P14_WIDTH   1
#define SMMU500_PMCNTENSET_P14_MASK    0X00004000

#define SMMU500_PMCNTENSET_P13_SHIFT   13
#define SMMU500_PMCNTENSET_P13_WIDTH   1
#define SMMU500_PMCNTENSET_P13_MASK    0X00002000

#define SMMU500_PMCNTENSET_P12_SHIFT   12
#define SMMU500_PMCNTENSET_P12_WIDTH   1
#define SMMU500_PMCNTENSET_P12_MASK    0X00001000

#define SMMU500_PMCNTENSET_P11_SHIFT   11
#define SMMU500_PMCNTENSET_P11_WIDTH   1
#define SMMU500_PMCNTENSET_P11_MASK    0X00000800

#define SMMU500_PMCNTENSET_P10_SHIFT   10
#define SMMU500_PMCNTENSET_P10_WIDTH   1
#define SMMU500_PMCNTENSET_P10_MASK    0X00000400

#define SMMU500_PMCNTENSET_P9_SHIFT   9
#define SMMU500_PMCNTENSET_P9_WIDTH   1
#define SMMU500_PMCNTENSET_P9_MASK    0X00000200

#define SMMU500_PMCNTENSET_P8_SHIFT   8
#define SMMU500_PMCNTENSET_P8_WIDTH   1
#define SMMU500_PMCNTENSET_P8_MASK    0X00000100

#define SMMU500_PMCNTENSET_P7_SHIFT   7
#define SMMU500_PMCNTENSET_P7_WIDTH   1
#define SMMU500_PMCNTENSET_P7_MASK    0X00000080

#define SMMU500_PMCNTENSET_P6_SHIFT   6
#define SMMU500_PMCNTENSET_P6_WIDTH   1
#define SMMU500_PMCNTENSET_P6_MASK    0X00000040

#define SMMU500_PMCNTENSET_P5_SHIFT   5
#define SMMU500_PMCNTENSET_P5_WIDTH   1
#define SMMU500_PMCNTENSET_P5_MASK    0X00000020

#define SMMU500_PMCNTENSET_P4_SHIFT   4
#define SMMU500_PMCNTENSET_P4_WIDTH   1
#define SMMU500_PMCNTENSET_P4_MASK    0X00000010

#define SMMU500_PMCNTENSET_P3_SHIFT   3
#define SMMU500_PMCNTENSET_P3_WIDTH   1
#define SMMU500_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_PMCNTENSET_P2_SHIFT   2
#define SMMU500_PMCNTENSET_P2_WIDTH   1
#define SMMU500_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_PMCNTENSET_P1_SHIFT   1
#define SMMU500_PMCNTENSET_P1_WIDTH   1
#define SMMU500_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_PMCNTENSET_P0_SHIFT   0
#define SMMU500_PMCNTENSET_P0_WIDTH   1
#define SMMU500_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_PMCNTENCLR
 */
#define SMMU500_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00003C20 )

#define SMMU500_PMCNTENCLR_P23_SHIFT   23
#define SMMU500_PMCNTENCLR_P23_WIDTH   1
#define SMMU500_PMCNTENCLR_P23_MASK    0X00800000

#define SMMU500_PMCNTENCLR_P22_SHIFT   22
#define SMMU500_PMCNTENCLR_P22_WIDTH   1
#define SMMU500_PMCNTENCLR_P22_MASK    0X00400000

#define SMMU500_PMCNTENCLR_P21_SHIFT   21
#define SMMU500_PMCNTENCLR_P21_WIDTH   1
#define SMMU500_PMCNTENCLR_P21_MASK    0X00200000

#define SMMU500_PMCNTENCLR_P20_SHIFT   20
#define SMMU500_PMCNTENCLR_P20_WIDTH   1
#define SMMU500_PMCNTENCLR_P20_MASK    0X00100000

#define SMMU500_PMCNTENCLR_P19_SHIFT   19
#define SMMU500_PMCNTENCLR_P19_WIDTH   1
#define SMMU500_PMCNTENCLR_P19_MASK    0X00080000

#define SMMU500_PMCNTENCLR_P18_SHIFT   18
#define SMMU500_PMCNTENCLR_P18_WIDTH   1
#define SMMU500_PMCNTENCLR_P18_MASK    0X00040000

#define SMMU500_PMCNTENCLR_P17_SHIFT   17
#define SMMU500_PMCNTENCLR_P17_WIDTH   1
#define SMMU500_PMCNTENCLR_P17_MASK    0X00020000

#define SMMU500_PMCNTENCLR_P16_SHIFT   16
#define SMMU500_PMCNTENCLR_P16_WIDTH   1
#define SMMU500_PMCNTENCLR_P16_MASK    0X00010000

#define SMMU500_PMCNTENCLR_P15_SHIFT   15
#define SMMU500_PMCNTENCLR_P15_WIDTH   1
#define SMMU500_PMCNTENCLR_P15_MASK    0X00008000

#define SMMU500_PMCNTENCLR_P14_SHIFT   14
#define SMMU500_PMCNTENCLR_P14_WIDTH   1
#define SMMU500_PMCNTENCLR_P14_MASK    0X00004000

#define SMMU500_PMCNTENCLR_P13_SHIFT   13
#define SMMU500_PMCNTENCLR_P13_WIDTH   1
#define SMMU500_PMCNTENCLR_P13_MASK    0X00002000

#define SMMU500_PMCNTENCLR_P12_SHIFT   12
#define SMMU500_PMCNTENCLR_P12_WIDTH   1
#define SMMU500_PMCNTENCLR_P12_MASK    0X00001000

#define SMMU500_PMCNTENCLR_P11_SHIFT   11
#define SMMU500_PMCNTENCLR_P11_WIDTH   1
#define SMMU500_PMCNTENCLR_P11_MASK    0X00000800

#define SMMU500_PMCNTENCLR_P10_SHIFT   10
#define SMMU500_PMCNTENCLR_P10_WIDTH   1
#define SMMU500_PMCNTENCLR_P10_MASK    0X00000400

#define SMMU500_PMCNTENCLR_P9_SHIFT   9
#define SMMU500_PMCNTENCLR_P9_WIDTH   1
#define SMMU500_PMCNTENCLR_P9_MASK    0X00000200

#define SMMU500_PMCNTENCLR_P8_SHIFT   8
#define SMMU500_PMCNTENCLR_P8_WIDTH   1
#define SMMU500_PMCNTENCLR_P8_MASK    0X00000100

#define SMMU500_PMCNTENCLR_P7_SHIFT   7
#define SMMU500_PMCNTENCLR_P7_WIDTH   1
#define SMMU500_PMCNTENCLR_P7_MASK    0X00000080

#define SMMU500_PMCNTENCLR_P6_SHIFT   6
#define SMMU500_PMCNTENCLR_P6_WIDTH   1
#define SMMU500_PMCNTENCLR_P6_MASK    0X00000040

#define SMMU500_PMCNTENCLR_P5_SHIFT   5
#define SMMU500_PMCNTENCLR_P5_WIDTH   1
#define SMMU500_PMCNTENCLR_P5_MASK    0X00000020

#define SMMU500_PMCNTENCLR_P4_SHIFT   4
#define SMMU500_PMCNTENCLR_P4_WIDTH   1
#define SMMU500_PMCNTENCLR_P4_MASK    0X00000010

#define SMMU500_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_PMINTENSET
 */
#define SMMU500_PMINTENSET    ( ( SMMU500_BASEADDR ) + 0X00003C40 )

#define SMMU500_PMINTENSET_P23_SHIFT   23
#define SMMU500_PMINTENSET_P23_WIDTH   1
#define SMMU500_PMINTENSET_P23_MASK    0X00800000

#define SMMU500_PMINTENSET_P22_SHIFT   22
#define SMMU500_PMINTENSET_P22_WIDTH   1
#define SMMU500_PMINTENSET_P22_MASK    0X00400000

#define SMMU500_PMINTENSET_P21_SHIFT   21
#define SMMU500_PMINTENSET_P21_WIDTH   1
#define SMMU500_PMINTENSET_P21_MASK    0X00200000

#define SMMU500_PMINTENSET_P20_SHIFT   20
#define SMMU500_PMINTENSET_P20_WIDTH   1
#define SMMU500_PMINTENSET_P20_MASK    0X00100000

#define SMMU500_PMINTENSET_P19_SHIFT   19
#define SMMU500_PMINTENSET_P19_WIDTH   1
#define SMMU500_PMINTENSET_P19_MASK    0X00080000

#define SMMU500_PMINTENSET_P18_SHIFT   18
#define SMMU500_PMINTENSET_P18_WIDTH   1
#define SMMU500_PMINTENSET_P18_MASK    0X00040000

#define SMMU500_PMINTENSET_P17_SHIFT   17
#define SMMU500_PMINTENSET_P17_WIDTH   1
#define SMMU500_PMINTENSET_P17_MASK    0X00020000

#define SMMU500_PMINTENSET_P16_SHIFT   16
#define SMMU500_PMINTENSET_P16_WIDTH   1
#define SMMU500_PMINTENSET_P16_MASK    0X00010000

#define SMMU500_PMINTENSET_P15_SHIFT   15
#define SMMU500_PMINTENSET_P15_WIDTH   1
#define SMMU500_PMINTENSET_P15_MASK    0X00008000

#define SMMU500_PMINTENSET_P14_SHIFT   14
#define SMMU500_PMINTENSET_P14_WIDTH   1
#define SMMU500_PMINTENSET_P14_MASK    0X00004000

#define SMMU500_PMINTENSET_P13_SHIFT   13
#define SMMU500_PMINTENSET_P13_WIDTH   1
#define SMMU500_PMINTENSET_P13_MASK    0X00002000

#define SMMU500_PMINTENSET_P12_SHIFT   12
#define SMMU500_PMINTENSET_P12_WIDTH   1
#define SMMU500_PMINTENSET_P12_MASK    0X00001000

#define SMMU500_PMINTENSET_P11_SHIFT   11
#define SMMU500_PMINTENSET_P11_WIDTH   1
#define SMMU500_PMINTENSET_P11_MASK    0X00000800

#define SMMU500_PMINTENSET_P10_SHIFT   10
#define SMMU500_PMINTENSET_P10_WIDTH   1
#define SMMU500_PMINTENSET_P10_MASK    0X00000400

#define SMMU500_PMINTENSET_P9_SHIFT   9
#define SMMU500_PMINTENSET_P9_WIDTH   1
#define SMMU500_PMINTENSET_P9_MASK    0X00000200

#define SMMU500_PMINTENSET_P8_SHIFT   8
#define SMMU500_PMINTENSET_P8_WIDTH   1
#define SMMU500_PMINTENSET_P8_MASK    0X00000100

#define SMMU500_PMINTENSET_P7_SHIFT   7
#define SMMU500_PMINTENSET_P7_WIDTH   1
#define SMMU500_PMINTENSET_P7_MASK    0X00000080

#define SMMU500_PMINTENSET_P6_SHIFT   6
#define SMMU500_PMINTENSET_P6_WIDTH   1
#define SMMU500_PMINTENSET_P6_MASK    0X00000040

#define SMMU500_PMINTENSET_P5_SHIFT   5
#define SMMU500_PMINTENSET_P5_WIDTH   1
#define SMMU500_PMINTENSET_P5_MASK    0X00000020

#define SMMU500_PMINTENSET_P4_SHIFT   4
#define SMMU500_PMINTENSET_P4_WIDTH   1
#define SMMU500_PMINTENSET_P4_MASK    0X00000010

#define SMMU500_PMINTENSET_P3_SHIFT   3
#define SMMU500_PMINTENSET_P3_WIDTH   1
#define SMMU500_PMINTENSET_P3_MASK    0X00000008

#define SMMU500_PMINTENSET_P2_SHIFT   2
#define SMMU500_PMINTENSET_P2_WIDTH   1
#define SMMU500_PMINTENSET_P2_MASK    0X00000004

#define SMMU500_PMINTENSET_P1_SHIFT   1
#define SMMU500_PMINTENSET_P1_WIDTH   1
#define SMMU500_PMINTENSET_P1_MASK    0X00000002

#define SMMU500_PMINTENSET_P0_SHIFT   0
#define SMMU500_PMINTENSET_P0_WIDTH   1
#define SMMU500_PMINTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_PMINTENCLR
 */
#define SMMU500_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00003C60 )

#define SMMU500_PMINTENCLR_P23_SHIFT   23
#define SMMU500_PMINTENCLR_P23_WIDTH   1
#define SMMU500_PMINTENCLR_P23_MASK    0X00800000

#define SMMU500_PMINTENCLR_P22_SHIFT   22
#define SMMU500_PMINTENCLR_P22_WIDTH   1
#define SMMU500_PMINTENCLR_P22_MASK    0X00400000

#define SMMU500_PMINTENCLR_P21_SHIFT   21
#define SMMU500_PMINTENCLR_P21_WIDTH   1
#define SMMU500_PMINTENCLR_P21_MASK    0X00200000

#define SMMU500_PMINTENCLR_P20_SHIFT   20
#define SMMU500_PMINTENCLR_P20_WIDTH   1
#define SMMU500_PMINTENCLR_P20_MASK    0X00100000

#define SMMU500_PMINTENCLR_P19_SHIFT   19
#define SMMU500_PMINTENCLR_P19_WIDTH   1
#define SMMU500_PMINTENCLR_P19_MASK    0X00080000

#define SMMU500_PMINTENCLR_P18_SHIFT   18
#define SMMU500_PMINTENCLR_P18_WIDTH   1
#define SMMU500_PMINTENCLR_P18_MASK    0X00040000

#define SMMU500_PMINTENCLR_P17_SHIFT   17
#define SMMU500_PMINTENCLR_P17_WIDTH   1
#define SMMU500_PMINTENCLR_P17_MASK    0X00020000

#define SMMU500_PMINTENCLR_P16_SHIFT   16
#define SMMU500_PMINTENCLR_P16_WIDTH   1
#define SMMU500_PMINTENCLR_P16_MASK    0X00010000

#define SMMU500_PMINTENCLR_P15_SHIFT   15
#define SMMU500_PMINTENCLR_P15_WIDTH   1
#define SMMU500_PMINTENCLR_P15_MASK    0X00008000

#define SMMU500_PMINTENCLR_P14_SHIFT   14
#define SMMU500_PMINTENCLR_P14_WIDTH   1
#define SMMU500_PMINTENCLR_P14_MASK    0X00004000

#define SMMU500_PMINTENCLR_P13_SHIFT   13
#define SMMU500_PMINTENCLR_P13_WIDTH   1
#define SMMU500_PMINTENCLR_P13_MASK    0X00002000

#define SMMU500_PMINTENCLR_P12_SHIFT   12
#define SMMU500_PMINTENCLR_P12_WIDTH   1
#define SMMU500_PMINTENCLR_P12_MASK    0X00001000

#define SMMU500_PMINTENCLR_P11_SHIFT   11
#define SMMU500_PMINTENCLR_P11_WIDTH   1
#define SMMU500_PMINTENCLR_P11_MASK    0X00000800

#define SMMU500_PMINTENCLR_P10_SHIFT   10
#define SMMU500_PMINTENCLR_P10_WIDTH   1
#define SMMU500_PMINTENCLR_P10_MASK    0X00000400

#define SMMU500_PMINTENCLR_P9_SHIFT   9
#define SMMU500_PMINTENCLR_P9_WIDTH   1
#define SMMU500_PMINTENCLR_P9_MASK    0X00000200

#define SMMU500_PMINTENCLR_P8_SHIFT   8
#define SMMU500_PMINTENCLR_P8_WIDTH   1
#define SMMU500_PMINTENCLR_P8_MASK    0X00000100

#define SMMU500_PMINTENCLR_P7_SHIFT   7
#define SMMU500_PMINTENCLR_P7_WIDTH   1
#define SMMU500_PMINTENCLR_P7_MASK    0X00000080

#define SMMU500_PMINTENCLR_P6_SHIFT   6
#define SMMU500_PMINTENCLR_P6_WIDTH   1
#define SMMU500_PMINTENCLR_P6_MASK    0X00000040

#define SMMU500_PMINTENCLR_P5_SHIFT   5
#define SMMU500_PMINTENCLR_P5_WIDTH   1
#define SMMU500_PMINTENCLR_P5_MASK    0X00000020

#define SMMU500_PMINTENCLR_P4_SHIFT   4
#define SMMU500_PMINTENCLR_P4_WIDTH   1
#define SMMU500_PMINTENCLR_P4_MASK    0X00000010

#define SMMU500_PMINTENCLR_P3_SHIFT   3
#define SMMU500_PMINTENCLR_P3_WIDTH   1
#define SMMU500_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_PMINTENCLR_P2_SHIFT   2
#define SMMU500_PMINTENCLR_P2_WIDTH   1
#define SMMU500_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_PMINTENCLR_P1_SHIFT   1
#define SMMU500_PMINTENCLR_P1_WIDTH   1
#define SMMU500_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_PMINTENCLR_P0_SHIFT   0
#define SMMU500_PMINTENCLR_P0_WIDTH   1
#define SMMU500_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_PMOVSCLR
 */
#define SMMU500_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00003C80 )

#define SMMU500_PMOVSCLR_P23_SHIFT   23
#define SMMU500_PMOVSCLR_P23_WIDTH   1
#define SMMU500_PMOVSCLR_P23_MASK    0X00800000

#define SMMU500_PMOVSCLR_P22_SHIFT   22
#define SMMU500_PMOVSCLR_P22_WIDTH   1
#define SMMU500_PMOVSCLR_P22_MASK    0X00400000

#define SMMU500_PMOVSCLR_P21_SHIFT   21
#define SMMU500_PMOVSCLR_P21_WIDTH   1
#define SMMU500_PMOVSCLR_P21_MASK    0X00200000

#define SMMU500_PMOVSCLR_P20_SHIFT   20
#define SMMU500_PMOVSCLR_P20_WIDTH   1
#define SMMU500_PMOVSCLR_P20_MASK    0X00100000

#define SMMU500_PMOVSCLR_P19_SHIFT   19
#define SMMU500_PMOVSCLR_P19_WIDTH   1
#define SMMU500_PMOVSCLR_P19_MASK    0X00080000

#define SMMU500_PMOVSCLR_P18_SHIFT   18
#define SMMU500_PMOVSCLR_P18_WIDTH   1
#define SMMU500_PMOVSCLR_P18_MASK    0X00040000

#define SMMU500_PMOVSCLR_P17_SHIFT   17
#define SMMU500_PMOVSCLR_P17_WIDTH   1
#define SMMU500_PMOVSCLR_P17_MASK    0X00020000

#define SMMU500_PMOVSCLR_P16_SHIFT   16
#define SMMU500_PMOVSCLR_P16_WIDTH   1
#define SMMU500_PMOVSCLR_P16_MASK    0X00010000

#define SMMU500_PMOVSCLR_P15_SHIFT   15
#define SMMU500_PMOVSCLR_P15_WIDTH   1
#define SMMU500_PMOVSCLR_P15_MASK    0X00008000

#define SMMU500_PMOVSCLR_P14_SHIFT   14
#define SMMU500_PMOVSCLR_P14_WIDTH   1
#define SMMU500_PMOVSCLR_P14_MASK    0X00004000

#define SMMU500_PMOVSCLR_P13_SHIFT   13
#define SMMU500_PMOVSCLR_P13_WIDTH   1
#define SMMU500_PMOVSCLR_P13_MASK    0X00002000

#define SMMU500_PMOVSCLR_P12_SHIFT   12
#define SMMU500_PMOVSCLR_P12_WIDTH   1
#define SMMU500_PMOVSCLR_P12_MASK    0X00001000

#define SMMU500_PMOVSCLR_P11_SHIFT   11
#define SMMU500_PMOVSCLR_P11_WIDTH   1
#define SMMU500_PMOVSCLR_P11_MASK    0X00000800

#define SMMU500_PMOVSCLR_P10_SHIFT   10
#define SMMU500_PMOVSCLR_P10_WIDTH   1
#define SMMU500_PMOVSCLR_P10_MASK    0X00000400

#define SMMU500_PMOVSCLR_P9_SHIFT   9
#define SMMU500_PMOVSCLR_P9_WIDTH   1
#define SMMU500_PMOVSCLR_P9_MASK    0X00000200

#define SMMU500_PMOVSCLR_P8_SHIFT   8
#define SMMU500_PMOVSCLR_P8_WIDTH   1
#define SMMU500_PMOVSCLR_P8_MASK    0X00000100

#define SMMU500_PMOVSCLR_P7_SHIFT   7
#define SMMU500_PMOVSCLR_P7_WIDTH   1
#define SMMU500_PMOVSCLR_P7_MASK    0X00000080

#define SMMU500_PMOVSCLR_P6_SHIFT   6
#define SMMU500_PMOVSCLR_P6_WIDTH   1
#define SMMU500_PMOVSCLR_P6_MASK    0X00000040

#define SMMU500_PMOVSCLR_P5_SHIFT   5
#define SMMU500_PMOVSCLR_P5_WIDTH   1
#define SMMU500_PMOVSCLR_P5_MASK    0X00000020

#define SMMU500_PMOVSCLR_P4_SHIFT   4
#define SMMU500_PMOVSCLR_P4_WIDTH   1
#define SMMU500_PMOVSCLR_P4_MASK    0X00000010

#define SMMU500_PMOVSCLR_P3_SHIFT   3
#define SMMU500_PMOVSCLR_P3_WIDTH   1
#define SMMU500_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_PMOVSCLR_P2_SHIFT   2
#define SMMU500_PMOVSCLR_P2_WIDTH   1
#define SMMU500_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_PMOVSCLR_P1_SHIFT   1
#define SMMU500_PMOVSCLR_P1_WIDTH   1
#define SMMU500_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_PMOVSCLR_P0_SHIFT   0
#define SMMU500_PMOVSCLR_P0_WIDTH   1
#define SMMU500_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_PMOVSSET
 */
#define SMMU500_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00003CC0 )

#define SMMU500_PMOVSSET_P23_SHIFT   23
#define SMMU500_PMOVSSET_P23_WIDTH   1
#define SMMU500_PMOVSSET_P23_MASK    0X00800000

#define SMMU500_PMOVSSET_P22_SHIFT   22
#define SMMU500_PMOVSSET_P22_WIDTH   1
#define SMMU500_PMOVSSET_P22_MASK    0X00400000

#define SMMU500_PMOVSSET_P21_SHIFT   21
#define SMMU500_PMOVSSET_P21_WIDTH   1
#define SMMU500_PMOVSSET_P21_MASK    0X00200000

#define SMMU500_PMOVSSET_P20_SHIFT   20
#define SMMU500_PMOVSSET_P20_WIDTH   1
#define SMMU500_PMOVSSET_P20_MASK    0X00100000

#define SMMU500_PMOVSSET_P19_SHIFT   19
#define SMMU500_PMOVSSET_P19_WIDTH   1
#define SMMU500_PMOVSSET_P19_MASK    0X00080000

#define SMMU500_PMOVSSET_P18_SHIFT   18
#define SMMU500_PMOVSSET_P18_WIDTH   1
#define SMMU500_PMOVSSET_P18_MASK    0X00040000

#define SMMU500_PMOVSSET_P17_SHIFT   17
#define SMMU500_PMOVSSET_P17_WIDTH   1
#define SMMU500_PMOVSSET_P17_MASK    0X00020000

#define SMMU500_PMOVSSET_P16_SHIFT   16
#define SMMU500_PMOVSSET_P16_WIDTH   1
#define SMMU500_PMOVSSET_P16_MASK    0X00010000

#define SMMU500_PMOVSSET_P15_SHIFT   15
#define SMMU500_PMOVSSET_P15_WIDTH   1
#define SMMU500_PMOVSSET_P15_MASK    0X00008000

#define SMMU500_PMOVSSET_P14_SHIFT   14
#define SMMU500_PMOVSSET_P14_WIDTH   1
#define SMMU500_PMOVSSET_P14_MASK    0X00004000

#define SMMU500_PMOVSSET_P13_SHIFT   13
#define SMMU500_PMOVSSET_P13_WIDTH   1
#define SMMU500_PMOVSSET_P13_MASK    0X00002000

#define SMMU500_PMOVSSET_P12_SHIFT   12
#define SMMU500_PMOVSSET_P12_WIDTH   1
#define SMMU500_PMOVSSET_P12_MASK    0X00001000

#define SMMU500_PMOVSSET_P11_SHIFT   11
#define SMMU500_PMOVSSET_P11_WIDTH   1
#define SMMU500_PMOVSSET_P11_MASK    0X00000800

#define SMMU500_PMOVSSET_P10_SHIFT   10
#define SMMU500_PMOVSSET_P10_WIDTH   1
#define SMMU500_PMOVSSET_P10_MASK    0X00000400

#define SMMU500_PMOVSSET_P9_SHIFT   9
#define SMMU500_PMOVSSET_P9_WIDTH   1
#define SMMU500_PMOVSSET_P9_MASK    0X00000200

#define SMMU500_PMOVSSET_P8_SHIFT   8
#define SMMU500_PMOVSSET_P8_WIDTH   1
#define SMMU500_PMOVSSET_P8_MASK    0X00000100

#define SMMU500_PMOVSSET_P7_SHIFT   7
#define SMMU500_PMOVSSET_P7_WIDTH   1
#define SMMU500_PMOVSSET_P7_MASK    0X00000080

#define SMMU500_PMOVSSET_P6_SHIFT   6
#define SMMU500_PMOVSSET_P6_WIDTH   1
#define SMMU500_PMOVSSET_P6_MASK    0X00000040

#define SMMU500_PMOVSSET_P5_SHIFT   5
#define SMMU500_PMOVSSET_P5_WIDTH   1
#define SMMU500_PMOVSSET_P5_MASK    0X00000020

#define SMMU500_PMOVSSET_P4_SHIFT   4
#define SMMU500_PMOVSSET_P4_WIDTH   1
#define SMMU500_PMOVSSET_P4_MASK    0X00000010

#define SMMU500_PMOVSSET_P3_SHIFT   3
#define SMMU500_PMOVSSET_P3_WIDTH   1
#define SMMU500_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_PMOVSSET_P2_SHIFT   2
#define SMMU500_PMOVSSET_P2_WIDTH   1
#define SMMU500_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_PMOVSSET_P1_SHIFT   1
#define SMMU500_PMOVSSET_P1_WIDTH   1
#define SMMU500_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_PMOVSSET_P0_SHIFT   0
#define SMMU500_PMOVSSET_P0_WIDTH   1
#define SMMU500_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_PMCFGR
 */
#define SMMU500_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00003E00 )

#define SMMU500_PMCFGR_NCG_SHIFT   24
#define SMMU500_PMCFGR_NCG_WIDTH   8
#define SMMU500_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_PMCFGR_UEN_SHIFT   19
#define SMMU500_PMCFGR_UEN_WIDTH   1
#define SMMU500_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_PMCFGR_EX_SHIFT   16
#define SMMU500_PMCFGR_EX_WIDTH   1
#define SMMU500_PMCFGR_EX_MASK    0X00010000

#define SMMU500_PMCFGR_CCD_SHIFT   15
#define SMMU500_PMCFGR_CCD_WIDTH   1
#define SMMU500_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_PMCFGR_CC_SHIFT   14
#define SMMU500_PMCFGR_CC_WIDTH   1
#define SMMU500_PMCFGR_CC_MASK    0X00004000

#define SMMU500_PMCFGR_SIZE_SHIFT   8
#define SMMU500_PMCFGR_SIZE_WIDTH   6
#define SMMU500_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_PMCFGR_N_SHIFT   0
#define SMMU500_PMCFGR_N_WIDTH   8
#define SMMU500_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_PMCR
 */
#define SMMU500_PMCR    ( ( SMMU500_BASEADDR ) + 0X00003E04 )

#define SMMU500_PMCR_IMP_SHIFT   24
#define SMMU500_PMCR_IMP_WIDTH   8
#define SMMU500_PMCR_IMP_MASK    0XFF000000

#define SMMU500_PMCR_X_SHIFT   4
#define SMMU500_PMCR_X_WIDTH   1
#define SMMU500_PMCR_X_MASK    0X00000010

#define SMMU500_PMCR_P_SHIFT   1
#define SMMU500_PMCR_P_WIDTH   1
#define SMMU500_PMCR_P_MASK    0X00000002

#define SMMU500_PMCR_E_SHIFT   0
#define SMMU500_PMCR_E_WIDTH   1
#define SMMU500_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_PMCEID0
 */
#define SMMU500_PMCEID0    ( ( SMMU500_BASEADDR ) + 0X00003E20 )

#define SMMU500_PMCEID0_EVENT0X12_SHIFT   17
#define SMMU500_PMCEID0_EVENT0X12_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X12_MASK    0X00020000

#define SMMU500_PMCEID0_EVENT0X11_SHIFT   16
#define SMMU500_PMCEID0_EVENT0X11_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X11_MASK    0X00010000

#define SMMU500_PMCEID0_EVENT0X10_SHIFT   15
#define SMMU500_PMCEID0_EVENT0X10_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X10_MASK    0X00008000

#define SMMU500_PMCEID0_EVENT0X0A_SHIFT   9
#define SMMU500_PMCEID0_EVENT0X0A_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X0A_MASK    0X00000200

#define SMMU500_PMCEID0_EVENT0X09_SHIFT   8
#define SMMU500_PMCEID0_EVENT0X09_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X09_MASK    0X00000100

#define SMMU500_PMCEID0_EVENT0X08_SHIFT   7
#define SMMU500_PMCEID0_EVENT0X08_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X08_MASK    0X00000080

#define SMMU500_PMCEID0_EVENT0X01_SHIFT   1
#define SMMU500_PMCEID0_EVENT0X01_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X01_MASK    0X00000002

#define SMMU500_PMCEID0_EVENT0X00_SHIFT   0
#define SMMU500_PMCEID0_EVENT0X00_WIDTH   1
#define SMMU500_PMCEID0_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_PMAUTHSTATUS
 */
#define SMMU500_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00003FB8 )

#define SMMU500_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_PMDEVTYPE
 */
#define SMMU500_PMDEVTYPE    ( ( SMMU500_BASEADDR ) + 0X00003FCC )

#define SMMU500_PMDEVTYPE_T_SHIFT   4
#define SMMU500_PMDEVTYPE_T_WIDTH   4
#define SMMU500_PMDEVTYPE_T_MASK    0X000000F0

#define SMMU500_PMDEVTYPE_C_SHIFT   0
#define SMMU500_PMDEVTYPE_C_WIDTH   4
#define SMMU500_PMDEVTYPE_C_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB0_SCTLR
 */
#define SMMU500_SMMU_CB0_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00010000 )

#define SMMU500_SMMU_CB0_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB0_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB0_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB0_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB0_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB0_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB0_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB0_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB0_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB0_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB0_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB0_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB0_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB0_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB0_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB0_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB0_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB0_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB0_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB0_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB0_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB0_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB0_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB0_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB0_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB0_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB0_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB0_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB0_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB0_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB0_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB0_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB0_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB0_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB0_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB0_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB0_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB0_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB0_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB0_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB0_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB0_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB0_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB0_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB0_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB0_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB0_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB0_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB0_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_ACTLR
 */
#define SMMU500_SMMU_CB0_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00010004 )

#define SMMU500_SMMU_CB0_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB0_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB0_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB0_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB0_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB0_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_RESUME
 */
#define SMMU500_SMMU_CB0_RESUME    ( ( SMMU500_BASEADDR ) + 0X00010008 )

#define SMMU500_SMMU_CB0_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB0_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB0_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_TCR2
 */
#define SMMU500_SMMU_CB0_TCR2    ( ( SMMU500_BASEADDR ) + 0X00010010 )

#define SMMU500_SMMU_CB0_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB0_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB0_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB0_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB0_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB0_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB0_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB0_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB0_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB0_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB0_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB0_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB0_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB0_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB0_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB0_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB0_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB0_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB0_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB0_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB0_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB0_TTBR0_LOW
 */
#define SMMU500_SMMU_CB0_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00010020 )

#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB0_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00010024 )

#define SMMU500_SMMU_CB0_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB0_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB0_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB0_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB0_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB0_TTBR1_LOW
 */
#define SMMU500_SMMU_CB0_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00010028 )

#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB0_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001002C )

#define SMMU500_SMMU_CB0_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB0_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB0_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB0_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB0_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB0_TCR_LPAE
 */
#define SMMU500_SMMU_CB0_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00010030 )

#define SMMU500_SMMU_CB0_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB0_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB0_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB0_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB0_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB0_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB0_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB0_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB0_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB0_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB0_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB0_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB0_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB0_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB0_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB0_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB0_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB0_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB0_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB0_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB0_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB0_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB0_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB0_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB0_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB0_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB0_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB0_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB0_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB0_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB0_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB0_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB0_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB0_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB0_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB0_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB0_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB0_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB0_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB0_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB0_CONTEXTIDR
 */
#define SMMU500_SMMU_CB0_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00010034 )

#define SMMU500_SMMU_CB0_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB0_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB0_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB0_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB0_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB0_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB0_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB0_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00010038 )

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB0_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB0_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB0_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB0_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB0_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB0_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001003C )

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB0_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB0_FSR
 */
#define SMMU500_SMMU_CB0_FSR    ( ( SMMU500_BASEADDR ) + 0X00010058 )

#define SMMU500_SMMU_CB0_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB0_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB0_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB0_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB0_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB0_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB0_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB0_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB0_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB0_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB0_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB0_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB0_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB0_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB0_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB0_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB0_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB0_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB0_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB0_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB0_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB0_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB0_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB0_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB0_FSRRESTORE
 */
#define SMMU500_SMMU_CB0_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001005C )

#define SMMU500_SMMU_CB0_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_FAR_LOW
 */
#define SMMU500_SMMU_CB0_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00010060 )

#define SMMU500_SMMU_CB0_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_FAR_HIGH
 */
#define SMMU500_SMMU_CB0_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00010064 )

#define SMMU500_SMMU_CB0_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB0_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB0_FSYNR0
 */
#define SMMU500_SMMU_CB0_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00010068 )

#define SMMU500_SMMU_CB0_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB0_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB0_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB0_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB0_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB0_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB0_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB0_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB0_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB0_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB0_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB0_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB0_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB0_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB0_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB0_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB0_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB0_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB0_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB0_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB0_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB0_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB0_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB0_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB0_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB0_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB0_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB0_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB0_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00010070 )

#define SMMU500_SMMU_CB0_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB0_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB0_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB0_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB0_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB0_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB0_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB0_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00010074 )

#define SMMU500_SMMU_CB0_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB0_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB0_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00010600 )

#define SMMU500_SMMU_CB0_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB0_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00010604 )

#define SMMU500_SMMU_CB0_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB0_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB0_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB0_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB0_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB0_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00010608 )

#define SMMU500_SMMU_CB0_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB0_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001060C )

#define SMMU500_SMMU_CB0_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB0_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB0_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB0_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB0_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_TLBIASID
 */
#define SMMU500_SMMU_CB0_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00010610 )

#define SMMU500_SMMU_CB0_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB0_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIALL
 */
#define SMMU500_SMMU_CB0_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00010618 )

#define SMMU500_SMMU_CB0_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB0_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00010620 )

#define SMMU500_SMMU_CB0_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB0_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00010624 )

#define SMMU500_SMMU_CB0_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB0_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB0_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB0_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB0_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB0_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00010628 )

#define SMMU500_SMMU_CB0_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB0_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001062C )

#define SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB0_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00010630 )

#define SMMU500_SMMU_CB0_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB0_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00010634 )

#define SMMU500_SMMU_CB0_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB0_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB0_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB0_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00010638 )

#define SMMU500_SMMU_CB0_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001063C )

#define SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB0_TLBSYNC
 */
#define SMMU500_SMMU_CB0_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000107F0 )

#define SMMU500_SMMU_CB0_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_TLBSTATUS
 */
#define SMMU500_SMMU_CB0_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000107F4 )

#define SMMU500_SMMU_CB0_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB0_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB0_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMEVCNTR0
 */
#define SMMU500_SMMU_CB0_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00010E00 )

#define SMMU500_SMMU_CB0_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_PMEVCNTR1
 */
#define SMMU500_SMMU_CB0_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00010E04 )

#define SMMU500_SMMU_CB0_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_PMEVCNTR2
 */
#define SMMU500_SMMU_CB0_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00010E08 )

#define SMMU500_SMMU_CB0_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_PMEVCNTR3
 */
#define SMMU500_SMMU_CB0_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00010E0C )

#define SMMU500_SMMU_CB0_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB0_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB0_PMEVTYPER0
 */
#define SMMU500_SMMU_CB0_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00010E80 )

#define SMMU500_SMMU_CB0_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB0_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB0_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB0_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB0_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB0_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB0_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB0_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB0_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB0_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_PMEVTYPER1
 */
#define SMMU500_SMMU_CB0_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00010E84 )

#define SMMU500_SMMU_CB0_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB0_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB0_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB0_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB0_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB0_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB0_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB0_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB0_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB0_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_PMEVTYPER2
 */
#define SMMU500_SMMU_CB0_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00010E88 )

#define SMMU500_SMMU_CB0_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB0_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB0_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB0_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB0_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB0_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB0_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB0_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB0_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB0_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_PMEVTYPER3
 */
#define SMMU500_SMMU_CB0_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00010E8C )

#define SMMU500_SMMU_CB0_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB0_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB0_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB0_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB0_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB0_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB0_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB0_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB0_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB0_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB0_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB0_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB0_PMCFGR
 */
#define SMMU500_SMMU_CB0_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00010F00 )

#define SMMU500_SMMU_CB0_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB0_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB0_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB0_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB0_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB0_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB0_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB0_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB0_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB0_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB0_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB0_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB0_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB0_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB0_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB0_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB0_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB0_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB0_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB0_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB0_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB0_PMCR
 */
#define SMMU500_SMMU_CB0_PMCR    ( ( SMMU500_BASEADDR ) + 0X00010F04 )

#define SMMU500_SMMU_CB0_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB0_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB0_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB0_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB0_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB0_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB0_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB0_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB0_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB0_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB0_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMCEID
 */
#define SMMU500_SMMU_CB0_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00010F20 )

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB0_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMCNTENSE
 */
#define SMMU500_SMMU_CB0_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00010F40 )

#define SMMU500_SMMU_CB0_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB0_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB0_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB0_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB0_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB0_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB0_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMCNTENCLR
 */
#define SMMU500_SMMU_CB0_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00010F44 )

#define SMMU500_SMMU_CB0_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB0_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB0_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB0_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB0_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB0_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB0_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMCNTENSET
 */
#define SMMU500_SMMU_CB0_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00010F48 )

#define SMMU500_SMMU_CB0_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB0_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB0_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB0_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB0_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB0_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB0_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB0_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMINTENCLR
 */
#define SMMU500_SMMU_CB0_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00010F4C )

#define SMMU500_SMMU_CB0_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB0_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB0_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB0_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB0_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB0_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB0_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB0_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB0_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB0_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB0_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMOVSCLR
 */
#define SMMU500_SMMU_CB0_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00010F50 )

#define SMMU500_SMMU_CB0_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB0_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB0_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB0_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB0_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB0_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB0_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMOVSSET
 */
#define SMMU500_SMMU_CB0_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00010F58 )

#define SMMU500_SMMU_CB0_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB0_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB0_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB0_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB0_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB0_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB0_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB0_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB0_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB0_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00010FB8 )

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB0_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_SCTLR
 */
#define SMMU500_SMMU_CB1_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00011000 )

#define SMMU500_SMMU_CB1_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB1_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB1_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB1_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB1_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB1_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB1_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB1_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB1_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB1_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB1_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB1_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB1_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB1_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB1_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB1_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB1_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB1_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB1_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB1_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB1_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB1_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB1_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB1_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB1_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB1_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB1_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB1_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB1_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB1_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB1_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB1_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB1_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB1_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB1_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB1_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB1_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB1_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB1_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB1_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB1_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB1_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB1_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB1_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB1_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB1_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB1_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB1_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB1_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_ACTLR
 */
#define SMMU500_SMMU_CB1_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00011004 )

#define SMMU500_SMMU_CB1_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB1_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB1_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB1_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB1_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB1_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_RESUME
 */
#define SMMU500_SMMU_CB1_RESUME    ( ( SMMU500_BASEADDR ) + 0X00011008 )

#define SMMU500_SMMU_CB1_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB1_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB1_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_TCR2
 */
#define SMMU500_SMMU_CB1_TCR2    ( ( SMMU500_BASEADDR ) + 0X00011010 )

#define SMMU500_SMMU_CB1_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB1_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB1_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB1_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB1_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB1_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB1_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB1_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB1_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB1_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB1_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB1_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB1_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB1_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB1_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB1_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB1_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB1_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB1_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB1_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB1_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB1_TTBR0_LOW
 */
#define SMMU500_SMMU_CB1_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00011020 )

#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB1_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00011024 )

#define SMMU500_SMMU_CB1_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB1_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB1_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB1_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB1_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB1_TTBR1_LOW
 */
#define SMMU500_SMMU_CB1_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00011028 )

#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB1_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001102C )

#define SMMU500_SMMU_CB1_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB1_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB1_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB1_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB1_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB1_TCR_LPAE
 */
#define SMMU500_SMMU_CB1_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00011030 )

#define SMMU500_SMMU_CB1_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB1_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB1_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB1_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB1_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB1_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB1_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB1_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB1_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB1_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB1_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB1_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB1_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB1_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB1_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB1_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB1_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB1_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB1_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB1_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB1_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB1_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB1_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB1_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB1_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB1_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB1_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB1_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB1_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB1_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB1_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB1_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB1_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB1_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB1_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB1_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB1_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB1_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB1_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB1_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB1_CONTEXTIDR
 */
#define SMMU500_SMMU_CB1_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00011034 )

#define SMMU500_SMMU_CB1_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB1_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB1_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB1_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB1_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB1_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB1_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB1_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00011038 )

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB1_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB1_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB1_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB1_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB1_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB1_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001103C )

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB1_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB1_FSR
 */
#define SMMU500_SMMU_CB1_FSR    ( ( SMMU500_BASEADDR ) + 0X00011058 )

#define SMMU500_SMMU_CB1_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB1_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB1_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB1_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB1_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB1_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB1_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB1_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB1_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB1_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB1_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB1_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB1_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB1_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB1_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB1_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB1_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB1_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB1_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB1_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB1_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB1_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB1_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB1_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB1_FSRRESTORE
 */
#define SMMU500_SMMU_CB1_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001105C )

#define SMMU500_SMMU_CB1_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_FAR_LOW
 */
#define SMMU500_SMMU_CB1_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00011060 )

#define SMMU500_SMMU_CB1_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_FAR_HIGH
 */
#define SMMU500_SMMU_CB1_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00011064 )

#define SMMU500_SMMU_CB1_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB1_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB1_FSYNR0
 */
#define SMMU500_SMMU_CB1_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00011068 )

#define SMMU500_SMMU_CB1_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB1_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB1_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB1_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB1_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB1_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB1_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB1_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB1_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB1_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB1_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB1_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB1_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB1_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB1_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB1_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB1_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB1_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB1_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB1_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB1_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB1_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB1_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB1_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB1_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB1_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB1_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB1_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB1_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00011070 )

#define SMMU500_SMMU_CB1_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB1_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB1_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB1_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB1_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB1_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB1_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB1_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00011074 )

#define SMMU500_SMMU_CB1_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB1_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB1_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00011600 )

#define SMMU500_SMMU_CB1_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB1_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00011604 )

#define SMMU500_SMMU_CB1_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB1_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB1_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB1_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB1_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB1_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00011608 )

#define SMMU500_SMMU_CB1_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB1_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001160C )

#define SMMU500_SMMU_CB1_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB1_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB1_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB1_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB1_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_TLBIASID
 */
#define SMMU500_SMMU_CB1_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00011610 )

#define SMMU500_SMMU_CB1_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB1_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIALL
 */
#define SMMU500_SMMU_CB1_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00011618 )

#define SMMU500_SMMU_CB1_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB1_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00011620 )

#define SMMU500_SMMU_CB1_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB1_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00011624 )

#define SMMU500_SMMU_CB1_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB1_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB1_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB1_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB1_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB1_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00011628 )

#define SMMU500_SMMU_CB1_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB1_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001162C )

#define SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB1_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00011630 )

#define SMMU500_SMMU_CB1_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB1_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00011634 )

#define SMMU500_SMMU_CB1_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB1_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB1_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB1_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00011638 )

#define SMMU500_SMMU_CB1_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001163C )

#define SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB1_TLBSYNC
 */
#define SMMU500_SMMU_CB1_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000117F0 )

#define SMMU500_SMMU_CB1_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_TLBSTATUS
 */
#define SMMU500_SMMU_CB1_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000117F4 )

#define SMMU500_SMMU_CB1_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB1_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB1_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMEVCNTR0
 */
#define SMMU500_SMMU_CB1_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00011E00 )

#define SMMU500_SMMU_CB1_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_PMEVCNTR1
 */
#define SMMU500_SMMU_CB1_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00011E04 )

#define SMMU500_SMMU_CB1_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_PMEVCNTR2
 */
#define SMMU500_SMMU_CB1_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00011E08 )

#define SMMU500_SMMU_CB1_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_PMEVCNTR3
 */
#define SMMU500_SMMU_CB1_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00011E0C )

#define SMMU500_SMMU_CB1_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB1_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB1_PMEVTYPER0
 */
#define SMMU500_SMMU_CB1_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00011E80 )

#define SMMU500_SMMU_CB1_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB1_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB1_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB1_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB1_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB1_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB1_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB1_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB1_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB1_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_PMEVTYPER1
 */
#define SMMU500_SMMU_CB1_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00011E84 )

#define SMMU500_SMMU_CB1_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB1_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB1_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB1_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB1_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB1_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB1_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB1_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB1_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB1_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_PMEVTYPER2
 */
#define SMMU500_SMMU_CB1_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00011E88 )

#define SMMU500_SMMU_CB1_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB1_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB1_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB1_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB1_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB1_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB1_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB1_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB1_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB1_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_PMEVTYPER3
 */
#define SMMU500_SMMU_CB1_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00011E8C )

#define SMMU500_SMMU_CB1_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB1_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB1_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB1_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB1_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB1_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB1_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB1_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB1_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB1_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB1_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB1_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB1_PMCFGR
 */
#define SMMU500_SMMU_CB1_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00011F00 )

#define SMMU500_SMMU_CB1_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB1_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB1_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB1_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB1_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB1_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB1_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB1_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB1_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB1_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB1_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB1_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB1_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB1_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB1_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB1_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB1_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB1_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB1_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB1_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB1_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB1_PMCR
 */
#define SMMU500_SMMU_CB1_PMCR    ( ( SMMU500_BASEADDR ) + 0X00011F04 )

#define SMMU500_SMMU_CB1_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB1_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB1_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB1_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB1_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB1_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB1_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB1_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB1_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB1_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB1_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMCEID
 */
#define SMMU500_SMMU_CB1_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00011F20 )

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB1_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMCNTENSE
 */
#define SMMU500_SMMU_CB1_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00011F40 )

#define SMMU500_SMMU_CB1_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB1_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB1_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB1_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB1_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB1_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB1_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMCNTENCLR
 */
#define SMMU500_SMMU_CB1_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00011F44 )

#define SMMU500_SMMU_CB1_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB1_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB1_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB1_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB1_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB1_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB1_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMCNTENSET
 */
#define SMMU500_SMMU_CB1_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00011F48 )

#define SMMU500_SMMU_CB1_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB1_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB1_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB1_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB1_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB1_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB1_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB1_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMINTENCLR
 */
#define SMMU500_SMMU_CB1_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00011F4C )

#define SMMU500_SMMU_CB1_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB1_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB1_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB1_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB1_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB1_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB1_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB1_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB1_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB1_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB1_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMOVSCLR
 */
#define SMMU500_SMMU_CB1_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00011F50 )

#define SMMU500_SMMU_CB1_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB1_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB1_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB1_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB1_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB1_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB1_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMOVSSET
 */
#define SMMU500_SMMU_CB1_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00011F58 )

#define SMMU500_SMMU_CB1_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB1_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB1_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB1_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB1_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB1_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB1_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB1_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB1_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB1_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00011FB8 )

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB1_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_SCTLR
 */
#define SMMU500_SMMU_CB2_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00012000 )

#define SMMU500_SMMU_CB2_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB2_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB2_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB2_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB2_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB2_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB2_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB2_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB2_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB2_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB2_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB2_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB2_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB2_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB2_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB2_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB2_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB2_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB2_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB2_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB2_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB2_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB2_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB2_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB2_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB2_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB2_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB2_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB2_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB2_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB2_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB2_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB2_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB2_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB2_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB2_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB2_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB2_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB2_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB2_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB2_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB2_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB2_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB2_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB2_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB2_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB2_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB2_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB2_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_ACTLR
 */
#define SMMU500_SMMU_CB2_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00012004 )

#define SMMU500_SMMU_CB2_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB2_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB2_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB2_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB2_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB2_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_RESUME
 */
#define SMMU500_SMMU_CB2_RESUME    ( ( SMMU500_BASEADDR ) + 0X00012008 )

#define SMMU500_SMMU_CB2_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB2_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB2_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_TCR2
 */
#define SMMU500_SMMU_CB2_TCR2    ( ( SMMU500_BASEADDR ) + 0X00012010 )

#define SMMU500_SMMU_CB2_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB2_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB2_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB2_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB2_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB2_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB2_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB2_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB2_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB2_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB2_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB2_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB2_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB2_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB2_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB2_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB2_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB2_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB2_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB2_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB2_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB2_TTBR0_LOW
 */
#define SMMU500_SMMU_CB2_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00012020 )

#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB2_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00012024 )

#define SMMU500_SMMU_CB2_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB2_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB2_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB2_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB2_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB2_TTBR1_LOW
 */
#define SMMU500_SMMU_CB2_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00012028 )

#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB2_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001202C )

#define SMMU500_SMMU_CB2_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB2_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB2_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB2_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB2_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB2_TCR_LPAE
 */
#define SMMU500_SMMU_CB2_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00012030 )

#define SMMU500_SMMU_CB2_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB2_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB2_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB2_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB2_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB2_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB2_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB2_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB2_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB2_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB2_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB2_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB2_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB2_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB2_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB2_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB2_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB2_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB2_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB2_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB2_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB2_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB2_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB2_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB2_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB2_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB2_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB2_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB2_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB2_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB2_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB2_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB2_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB2_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB2_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB2_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB2_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB2_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB2_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB2_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB2_CONTEXTIDR
 */
#define SMMU500_SMMU_CB2_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00012034 )

#define SMMU500_SMMU_CB2_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB2_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB2_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB2_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB2_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB2_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB2_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB2_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00012038 )

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB2_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB2_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB2_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB2_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB2_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB2_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001203C )

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB2_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB2_FSR
 */
#define SMMU500_SMMU_CB2_FSR    ( ( SMMU500_BASEADDR ) + 0X00012058 )

#define SMMU500_SMMU_CB2_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB2_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB2_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB2_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB2_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB2_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB2_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB2_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB2_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB2_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB2_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB2_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB2_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB2_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB2_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB2_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB2_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB2_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB2_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB2_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB2_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB2_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB2_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB2_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB2_FSRRESTORE
 */
#define SMMU500_SMMU_CB2_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001205C )

#define SMMU500_SMMU_CB2_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_FAR_LOW
 */
#define SMMU500_SMMU_CB2_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00012060 )

#define SMMU500_SMMU_CB2_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_FAR_HIGH
 */
#define SMMU500_SMMU_CB2_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00012064 )

#define SMMU500_SMMU_CB2_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB2_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB2_FSYNR0
 */
#define SMMU500_SMMU_CB2_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00012068 )

#define SMMU500_SMMU_CB2_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB2_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB2_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB2_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB2_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB2_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB2_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB2_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB2_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB2_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB2_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB2_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB2_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB2_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB2_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB2_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB2_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB2_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB2_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB2_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB2_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB2_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB2_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB2_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB2_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB2_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB2_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB2_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB2_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00012070 )

#define SMMU500_SMMU_CB2_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB2_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB2_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB2_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB2_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB2_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB2_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB2_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00012074 )

#define SMMU500_SMMU_CB2_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB2_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB2_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00012600 )

#define SMMU500_SMMU_CB2_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB2_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00012604 )

#define SMMU500_SMMU_CB2_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB2_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB2_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB2_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB2_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB2_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00012608 )

#define SMMU500_SMMU_CB2_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB2_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001260C )

#define SMMU500_SMMU_CB2_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB2_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB2_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB2_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB2_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_TLBIASID
 */
#define SMMU500_SMMU_CB2_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00012610 )

#define SMMU500_SMMU_CB2_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB2_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIALL
 */
#define SMMU500_SMMU_CB2_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00012618 )

#define SMMU500_SMMU_CB2_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB2_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00012620 )

#define SMMU500_SMMU_CB2_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB2_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00012624 )

#define SMMU500_SMMU_CB2_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB2_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB2_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB2_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB2_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB2_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00012628 )

#define SMMU500_SMMU_CB2_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB2_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001262C )

#define SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB2_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00012630 )

#define SMMU500_SMMU_CB2_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB2_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00012634 )

#define SMMU500_SMMU_CB2_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB2_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB2_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB2_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00012638 )

#define SMMU500_SMMU_CB2_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001263C )

#define SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB2_TLBSYNC
 */
#define SMMU500_SMMU_CB2_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000127F0 )

#define SMMU500_SMMU_CB2_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_TLBSTATUS
 */
#define SMMU500_SMMU_CB2_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000127F4 )

#define SMMU500_SMMU_CB2_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB2_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB2_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMEVCNTR0
 */
#define SMMU500_SMMU_CB2_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00012E00 )

#define SMMU500_SMMU_CB2_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_PMEVCNTR1
 */
#define SMMU500_SMMU_CB2_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00012E04 )

#define SMMU500_SMMU_CB2_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_PMEVCNTR2
 */
#define SMMU500_SMMU_CB2_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00012E08 )

#define SMMU500_SMMU_CB2_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_PMEVCNTR3
 */
#define SMMU500_SMMU_CB2_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00012E0C )

#define SMMU500_SMMU_CB2_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB2_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB2_PMEVTYPER0
 */
#define SMMU500_SMMU_CB2_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00012E80 )

#define SMMU500_SMMU_CB2_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB2_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB2_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB2_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB2_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB2_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB2_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB2_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB2_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB2_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_PMEVTYPER1
 */
#define SMMU500_SMMU_CB2_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00012E84 )

#define SMMU500_SMMU_CB2_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB2_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB2_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB2_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB2_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB2_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB2_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB2_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB2_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB2_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_PMEVTYPER2
 */
#define SMMU500_SMMU_CB2_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00012E88 )

#define SMMU500_SMMU_CB2_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB2_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB2_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB2_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB2_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB2_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB2_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB2_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB2_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB2_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_PMEVTYPER3
 */
#define SMMU500_SMMU_CB2_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00012E8C )

#define SMMU500_SMMU_CB2_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB2_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB2_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB2_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB2_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB2_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB2_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB2_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB2_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB2_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB2_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB2_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB2_PMCFGR
 */
#define SMMU500_SMMU_CB2_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00012F00 )

#define SMMU500_SMMU_CB2_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB2_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB2_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB2_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB2_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB2_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB2_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB2_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB2_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB2_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB2_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB2_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB2_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB2_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB2_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB2_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB2_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB2_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB2_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB2_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB2_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB2_PMCR
 */
#define SMMU500_SMMU_CB2_PMCR    ( ( SMMU500_BASEADDR ) + 0X00012F04 )

#define SMMU500_SMMU_CB2_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB2_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB2_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB2_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB2_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB2_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB2_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB2_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB2_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB2_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB2_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMCEID
 */
#define SMMU500_SMMU_CB2_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00012F20 )

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB2_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMCNTENSE
 */
#define SMMU500_SMMU_CB2_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00012F40 )

#define SMMU500_SMMU_CB2_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB2_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB2_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB2_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB2_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB2_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB2_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMCNTENCLR
 */
#define SMMU500_SMMU_CB2_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00012F44 )

#define SMMU500_SMMU_CB2_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB2_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB2_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB2_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB2_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB2_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB2_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMCNTENSET
 */
#define SMMU500_SMMU_CB2_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00012F48 )

#define SMMU500_SMMU_CB2_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB2_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB2_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB2_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB2_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB2_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB2_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB2_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMINTENCLR
 */
#define SMMU500_SMMU_CB2_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00012F4C )

#define SMMU500_SMMU_CB2_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB2_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB2_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB2_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB2_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB2_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB2_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB2_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB2_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB2_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB2_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMOVSCLR
 */
#define SMMU500_SMMU_CB2_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00012F50 )

#define SMMU500_SMMU_CB2_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB2_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB2_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB2_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB2_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB2_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB2_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMOVSSET
 */
#define SMMU500_SMMU_CB2_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00012F58 )

#define SMMU500_SMMU_CB2_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB2_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB2_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB2_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB2_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB2_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB2_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB2_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB2_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB2_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00012FB8 )

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB2_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_SCTLR
 */
#define SMMU500_SMMU_CB3_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00013000 )

#define SMMU500_SMMU_CB3_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB3_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB3_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB3_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB3_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB3_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB3_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB3_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB3_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB3_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB3_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB3_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB3_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB3_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB3_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB3_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB3_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB3_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB3_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB3_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB3_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB3_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB3_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB3_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB3_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB3_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB3_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB3_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB3_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB3_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB3_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB3_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB3_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB3_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB3_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB3_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB3_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB3_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB3_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB3_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB3_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB3_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB3_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB3_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB3_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB3_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB3_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB3_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB3_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_ACTLR
 */
#define SMMU500_SMMU_CB3_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00013004 )

#define SMMU500_SMMU_CB3_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB3_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB3_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB3_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB3_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB3_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_RESUME
 */
#define SMMU500_SMMU_CB3_RESUME    ( ( SMMU500_BASEADDR ) + 0X00013008 )

#define SMMU500_SMMU_CB3_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB3_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB3_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_TCR2
 */
#define SMMU500_SMMU_CB3_TCR2    ( ( SMMU500_BASEADDR ) + 0X00013010 )

#define SMMU500_SMMU_CB3_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB3_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB3_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB3_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB3_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB3_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB3_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB3_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB3_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB3_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB3_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB3_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB3_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB3_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB3_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB3_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB3_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB3_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB3_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB3_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB3_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB3_TTBR0_LOW
 */
#define SMMU500_SMMU_CB3_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00013020 )

#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB3_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00013024 )

#define SMMU500_SMMU_CB3_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB3_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB3_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB3_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB3_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB3_TTBR1_LOW
 */
#define SMMU500_SMMU_CB3_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00013028 )

#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB3_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001302C )

#define SMMU500_SMMU_CB3_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB3_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB3_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB3_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB3_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB3_TCR_LPAE
 */
#define SMMU500_SMMU_CB3_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00013030 )

#define SMMU500_SMMU_CB3_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB3_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB3_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB3_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB3_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB3_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB3_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB3_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB3_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB3_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB3_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB3_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB3_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB3_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB3_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB3_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB3_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB3_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB3_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB3_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB3_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB3_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB3_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB3_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB3_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB3_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB3_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB3_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB3_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB3_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB3_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB3_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB3_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB3_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB3_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB3_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB3_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB3_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB3_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB3_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB3_CONTEXTIDR
 */
#define SMMU500_SMMU_CB3_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00013034 )

#define SMMU500_SMMU_CB3_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB3_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB3_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB3_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB3_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB3_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB3_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB3_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00013038 )

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB3_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB3_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB3_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB3_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB3_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB3_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001303C )

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB3_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB3_FSR
 */
#define SMMU500_SMMU_CB3_FSR    ( ( SMMU500_BASEADDR ) + 0X00013058 )

#define SMMU500_SMMU_CB3_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB3_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB3_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB3_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB3_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB3_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB3_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB3_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB3_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB3_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB3_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB3_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB3_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB3_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB3_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB3_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB3_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB3_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB3_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB3_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB3_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB3_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB3_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB3_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB3_FSRRESTORE
 */
#define SMMU500_SMMU_CB3_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001305C )

#define SMMU500_SMMU_CB3_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_FAR_LOW
 */
#define SMMU500_SMMU_CB3_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00013060 )

#define SMMU500_SMMU_CB3_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_FAR_HIGH
 */
#define SMMU500_SMMU_CB3_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00013064 )

#define SMMU500_SMMU_CB3_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB3_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB3_FSYNR0
 */
#define SMMU500_SMMU_CB3_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00013068 )

#define SMMU500_SMMU_CB3_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB3_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB3_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB3_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB3_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB3_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB3_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB3_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB3_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB3_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB3_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB3_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB3_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB3_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB3_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB3_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB3_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB3_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB3_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB3_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB3_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB3_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB3_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB3_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB3_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB3_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB3_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB3_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB3_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00013070 )

#define SMMU500_SMMU_CB3_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB3_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB3_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB3_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB3_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB3_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB3_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB3_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00013074 )

#define SMMU500_SMMU_CB3_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB3_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB3_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00013600 )

#define SMMU500_SMMU_CB3_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB3_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00013604 )

#define SMMU500_SMMU_CB3_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB3_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB3_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB3_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB3_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB3_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00013608 )

#define SMMU500_SMMU_CB3_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB3_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001360C )

#define SMMU500_SMMU_CB3_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB3_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB3_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB3_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB3_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_TLBIASID
 */
#define SMMU500_SMMU_CB3_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00013610 )

#define SMMU500_SMMU_CB3_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB3_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIALL
 */
#define SMMU500_SMMU_CB3_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00013618 )

#define SMMU500_SMMU_CB3_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB3_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00013620 )

#define SMMU500_SMMU_CB3_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB3_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00013624 )

#define SMMU500_SMMU_CB3_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB3_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB3_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB3_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB3_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB3_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00013628 )

#define SMMU500_SMMU_CB3_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB3_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001362C )

#define SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB3_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00013630 )

#define SMMU500_SMMU_CB3_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB3_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00013634 )

#define SMMU500_SMMU_CB3_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB3_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB3_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB3_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00013638 )

#define SMMU500_SMMU_CB3_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001363C )

#define SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB3_TLBSYNC
 */
#define SMMU500_SMMU_CB3_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000137F0 )

#define SMMU500_SMMU_CB3_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_TLBSTATUS
 */
#define SMMU500_SMMU_CB3_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000137F4 )

#define SMMU500_SMMU_CB3_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB3_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB3_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMEVCNTR0
 */
#define SMMU500_SMMU_CB3_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00013E00 )

#define SMMU500_SMMU_CB3_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_PMEVCNTR1
 */
#define SMMU500_SMMU_CB3_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00013E04 )

#define SMMU500_SMMU_CB3_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_PMEVCNTR2
 */
#define SMMU500_SMMU_CB3_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00013E08 )

#define SMMU500_SMMU_CB3_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_PMEVCNTR3
 */
#define SMMU500_SMMU_CB3_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00013E0C )

#define SMMU500_SMMU_CB3_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB3_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB3_PMEVTYPER0
 */
#define SMMU500_SMMU_CB3_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00013E80 )

#define SMMU500_SMMU_CB3_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB3_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB3_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB3_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB3_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB3_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB3_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB3_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB3_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB3_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_PMEVTYPER1
 */
#define SMMU500_SMMU_CB3_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00013E84 )

#define SMMU500_SMMU_CB3_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB3_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB3_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB3_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB3_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB3_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB3_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB3_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB3_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB3_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_PMEVTYPER2
 */
#define SMMU500_SMMU_CB3_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00013E88 )

#define SMMU500_SMMU_CB3_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB3_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB3_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB3_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB3_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB3_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB3_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB3_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB3_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB3_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_PMEVTYPER3
 */
#define SMMU500_SMMU_CB3_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00013E8C )

#define SMMU500_SMMU_CB3_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB3_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB3_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB3_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB3_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB3_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB3_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB3_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB3_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB3_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB3_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB3_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB3_PMCFGR
 */
#define SMMU500_SMMU_CB3_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00013F00 )

#define SMMU500_SMMU_CB3_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB3_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB3_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB3_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB3_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB3_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB3_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB3_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB3_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB3_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB3_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB3_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB3_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB3_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB3_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB3_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB3_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB3_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB3_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB3_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB3_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB3_PMCR
 */
#define SMMU500_SMMU_CB3_PMCR    ( ( SMMU500_BASEADDR ) + 0X00013F04 )

#define SMMU500_SMMU_CB3_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB3_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB3_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB3_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB3_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB3_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB3_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB3_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB3_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB3_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB3_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMCEID
 */
#define SMMU500_SMMU_CB3_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00013F20 )

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB3_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMCNTENSE
 */
#define SMMU500_SMMU_CB3_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00013F40 )

#define SMMU500_SMMU_CB3_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB3_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB3_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB3_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB3_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB3_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB3_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMCNTENCLR
 */
#define SMMU500_SMMU_CB3_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00013F44 )

#define SMMU500_SMMU_CB3_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB3_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB3_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB3_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB3_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB3_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB3_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMCNTENSET
 */
#define SMMU500_SMMU_CB3_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00013F48 )

#define SMMU500_SMMU_CB3_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB3_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB3_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB3_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB3_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB3_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB3_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB3_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMINTENCLR
 */
#define SMMU500_SMMU_CB3_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00013F4C )

#define SMMU500_SMMU_CB3_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB3_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB3_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB3_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB3_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB3_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB3_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB3_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB3_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB3_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB3_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMOVSCLR
 */
#define SMMU500_SMMU_CB3_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00013F50 )

#define SMMU500_SMMU_CB3_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB3_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB3_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB3_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB3_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB3_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB3_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMOVSSET
 */
#define SMMU500_SMMU_CB3_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00013F58 )

#define SMMU500_SMMU_CB3_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB3_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB3_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB3_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB3_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB3_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB3_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB3_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB3_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB3_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00013FB8 )

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB3_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_SCTLR
 */
#define SMMU500_SMMU_CB4_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00014000 )

#define SMMU500_SMMU_CB4_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB4_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB4_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB4_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB4_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB4_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB4_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB4_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB4_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB4_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB4_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB4_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB4_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB4_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB4_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB4_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB4_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB4_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB4_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB4_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB4_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB4_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB4_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB4_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB4_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB4_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB4_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB4_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB4_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB4_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB4_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB4_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB4_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB4_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB4_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB4_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB4_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB4_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB4_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB4_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB4_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB4_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB4_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB4_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB4_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB4_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB4_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB4_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB4_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_ACTLR
 */
#define SMMU500_SMMU_CB4_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00014004 )

#define SMMU500_SMMU_CB4_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB4_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB4_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB4_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB4_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB4_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_RESUME
 */
#define SMMU500_SMMU_CB4_RESUME    ( ( SMMU500_BASEADDR ) + 0X00014008 )

#define SMMU500_SMMU_CB4_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB4_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB4_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_TCR2
 */
#define SMMU500_SMMU_CB4_TCR2    ( ( SMMU500_BASEADDR ) + 0X00014010 )

#define SMMU500_SMMU_CB4_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB4_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB4_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB4_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB4_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB4_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB4_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB4_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB4_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB4_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB4_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB4_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB4_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB4_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB4_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB4_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB4_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB4_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB4_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB4_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB4_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB4_TTBR0_LOW
 */
#define SMMU500_SMMU_CB4_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00014020 )

#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB4_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00014024 )

#define SMMU500_SMMU_CB4_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB4_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB4_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB4_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB4_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB4_TTBR1_LOW
 */
#define SMMU500_SMMU_CB4_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00014028 )

#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB4_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001402C )

#define SMMU500_SMMU_CB4_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB4_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB4_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB4_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB4_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB4_TCR_LPAE
 */
#define SMMU500_SMMU_CB4_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00014030 )

#define SMMU500_SMMU_CB4_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB4_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB4_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB4_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB4_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB4_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB4_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB4_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB4_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB4_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB4_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB4_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB4_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB4_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB4_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB4_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB4_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB4_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB4_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB4_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB4_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB4_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB4_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB4_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB4_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB4_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB4_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB4_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB4_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB4_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB4_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB4_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB4_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB4_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB4_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB4_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB4_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB4_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB4_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB4_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB4_CONTEXTIDR
 */
#define SMMU500_SMMU_CB4_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00014034 )

#define SMMU500_SMMU_CB4_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB4_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB4_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB4_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB4_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB4_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB4_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB4_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00014038 )

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB4_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB4_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB4_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB4_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB4_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB4_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001403C )

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB4_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB4_FSR
 */
#define SMMU500_SMMU_CB4_FSR    ( ( SMMU500_BASEADDR ) + 0X00014058 )

#define SMMU500_SMMU_CB4_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB4_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB4_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB4_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB4_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB4_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB4_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB4_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB4_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB4_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB4_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB4_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB4_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB4_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB4_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB4_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB4_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB4_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB4_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB4_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB4_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB4_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB4_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB4_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB4_FSRRESTORE
 */
#define SMMU500_SMMU_CB4_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001405C )

#define SMMU500_SMMU_CB4_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_FAR_LOW
 */
#define SMMU500_SMMU_CB4_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00014060 )

#define SMMU500_SMMU_CB4_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_FAR_HIGH
 */
#define SMMU500_SMMU_CB4_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00014064 )

#define SMMU500_SMMU_CB4_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB4_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB4_FSYNR0
 */
#define SMMU500_SMMU_CB4_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00014068 )

#define SMMU500_SMMU_CB4_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB4_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB4_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB4_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB4_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB4_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB4_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB4_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB4_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB4_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB4_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB4_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB4_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB4_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB4_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB4_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB4_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB4_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB4_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB4_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB4_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB4_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB4_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB4_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB4_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB4_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB4_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB4_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB4_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00014070 )

#define SMMU500_SMMU_CB4_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB4_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB4_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB4_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB4_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB4_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB4_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB4_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00014074 )

#define SMMU500_SMMU_CB4_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB4_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB4_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00014600 )

#define SMMU500_SMMU_CB4_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB4_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00014604 )

#define SMMU500_SMMU_CB4_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB4_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB4_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB4_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB4_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB4_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00014608 )

#define SMMU500_SMMU_CB4_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB4_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001460C )

#define SMMU500_SMMU_CB4_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB4_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB4_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB4_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB4_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_TLBIASID
 */
#define SMMU500_SMMU_CB4_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00014610 )

#define SMMU500_SMMU_CB4_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB4_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIALL
 */
#define SMMU500_SMMU_CB4_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00014618 )

#define SMMU500_SMMU_CB4_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB4_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00014620 )

#define SMMU500_SMMU_CB4_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB4_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00014624 )

#define SMMU500_SMMU_CB4_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB4_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB4_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB4_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB4_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB4_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00014628 )

#define SMMU500_SMMU_CB4_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB4_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001462C )

#define SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB4_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00014630 )

#define SMMU500_SMMU_CB4_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB4_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00014634 )

#define SMMU500_SMMU_CB4_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB4_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB4_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB4_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00014638 )

#define SMMU500_SMMU_CB4_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001463C )

#define SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB4_TLBSYNC
 */
#define SMMU500_SMMU_CB4_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000147F0 )

#define SMMU500_SMMU_CB4_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_TLBSTATUS
 */
#define SMMU500_SMMU_CB4_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000147F4 )

#define SMMU500_SMMU_CB4_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB4_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB4_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMEVCNTR0
 */
#define SMMU500_SMMU_CB4_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00014E00 )

#define SMMU500_SMMU_CB4_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_PMEVCNTR1
 */
#define SMMU500_SMMU_CB4_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00014E04 )

#define SMMU500_SMMU_CB4_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_PMEVCNTR2
 */
#define SMMU500_SMMU_CB4_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00014E08 )

#define SMMU500_SMMU_CB4_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_PMEVCNTR3
 */
#define SMMU500_SMMU_CB4_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00014E0C )

#define SMMU500_SMMU_CB4_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB4_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB4_PMEVTYPER0
 */
#define SMMU500_SMMU_CB4_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00014E80 )

#define SMMU500_SMMU_CB4_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB4_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB4_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB4_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB4_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB4_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB4_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB4_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB4_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB4_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_PMEVTYPER1
 */
#define SMMU500_SMMU_CB4_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00014E84 )

#define SMMU500_SMMU_CB4_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB4_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB4_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB4_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB4_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB4_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB4_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB4_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB4_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB4_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_PMEVTYPER2
 */
#define SMMU500_SMMU_CB4_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00014E88 )

#define SMMU500_SMMU_CB4_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB4_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB4_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB4_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB4_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB4_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB4_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB4_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB4_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB4_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_PMEVTYPER3
 */
#define SMMU500_SMMU_CB4_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00014E8C )

#define SMMU500_SMMU_CB4_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB4_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB4_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB4_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB4_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB4_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB4_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB4_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB4_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB4_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB4_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB4_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB4_PMCFGR
 */
#define SMMU500_SMMU_CB4_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00014F00 )

#define SMMU500_SMMU_CB4_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB4_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB4_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB4_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB4_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB4_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB4_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB4_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB4_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB4_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB4_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB4_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB4_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB4_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB4_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB4_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB4_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB4_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB4_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB4_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB4_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB4_PMCR
 */
#define SMMU500_SMMU_CB4_PMCR    ( ( SMMU500_BASEADDR ) + 0X00014F04 )

#define SMMU500_SMMU_CB4_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB4_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB4_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB4_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB4_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB4_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB4_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB4_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB4_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB4_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB4_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMCEID
 */
#define SMMU500_SMMU_CB4_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00014F20 )

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB4_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMCNTENSE
 */
#define SMMU500_SMMU_CB4_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00014F40 )

#define SMMU500_SMMU_CB4_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB4_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB4_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB4_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB4_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB4_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB4_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMCNTENCLR
 */
#define SMMU500_SMMU_CB4_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00014F44 )

#define SMMU500_SMMU_CB4_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB4_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB4_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB4_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB4_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB4_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB4_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMCNTENSET
 */
#define SMMU500_SMMU_CB4_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00014F48 )

#define SMMU500_SMMU_CB4_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB4_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB4_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB4_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB4_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB4_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB4_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB4_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMINTENCLR
 */
#define SMMU500_SMMU_CB4_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00014F4C )

#define SMMU500_SMMU_CB4_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB4_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB4_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB4_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB4_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB4_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB4_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB4_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB4_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB4_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB4_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMOVSCLR
 */
#define SMMU500_SMMU_CB4_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00014F50 )

#define SMMU500_SMMU_CB4_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB4_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB4_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB4_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB4_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB4_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB4_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMOVSSET
 */
#define SMMU500_SMMU_CB4_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00014F58 )

#define SMMU500_SMMU_CB4_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB4_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB4_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB4_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB4_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB4_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB4_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB4_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB4_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB4_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00014FB8 )

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB4_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_SCTLR
 */
#define SMMU500_SMMU_CB5_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00015000 )

#define SMMU500_SMMU_CB5_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB5_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB5_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB5_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB5_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB5_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB5_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB5_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB5_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB5_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB5_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB5_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB5_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB5_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB5_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB5_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB5_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB5_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB5_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB5_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB5_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB5_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB5_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB5_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB5_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB5_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB5_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB5_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB5_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB5_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB5_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB5_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB5_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB5_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB5_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB5_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB5_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB5_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB5_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB5_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB5_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB5_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB5_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB5_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB5_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB5_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB5_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB5_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB5_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_ACTLR
 */
#define SMMU500_SMMU_CB5_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00015004 )

#define SMMU500_SMMU_CB5_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB5_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB5_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB5_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB5_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB5_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_RESUME
 */
#define SMMU500_SMMU_CB5_RESUME    ( ( SMMU500_BASEADDR ) + 0X00015008 )

#define SMMU500_SMMU_CB5_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB5_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB5_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_TCR2
 */
#define SMMU500_SMMU_CB5_TCR2    ( ( SMMU500_BASEADDR ) + 0X00015010 )

#define SMMU500_SMMU_CB5_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB5_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB5_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB5_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB5_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB5_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB5_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB5_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB5_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB5_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB5_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB5_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB5_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB5_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB5_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB5_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB5_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB5_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB5_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB5_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB5_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB5_TTBR0_LOW
 */
#define SMMU500_SMMU_CB5_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00015020 )

#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB5_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00015024 )

#define SMMU500_SMMU_CB5_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB5_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB5_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB5_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB5_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB5_TTBR1_LOW
 */
#define SMMU500_SMMU_CB5_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00015028 )

#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB5_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001502C )

#define SMMU500_SMMU_CB5_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB5_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB5_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB5_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB5_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB5_TCR_LPAE
 */
#define SMMU500_SMMU_CB5_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00015030 )

#define SMMU500_SMMU_CB5_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB5_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB5_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB5_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB5_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB5_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB5_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB5_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB5_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB5_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB5_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB5_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB5_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB5_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB5_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB5_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB5_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB5_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB5_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB5_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB5_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB5_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB5_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB5_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB5_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB5_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB5_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB5_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB5_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB5_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB5_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB5_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB5_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB5_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB5_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB5_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB5_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB5_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB5_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB5_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB5_CONTEXTIDR
 */
#define SMMU500_SMMU_CB5_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00015034 )

#define SMMU500_SMMU_CB5_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB5_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB5_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB5_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB5_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB5_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB5_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB5_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00015038 )

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB5_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB5_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB5_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB5_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB5_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB5_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001503C )

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB5_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB5_FSR
 */
#define SMMU500_SMMU_CB5_FSR    ( ( SMMU500_BASEADDR ) + 0X00015058 )

#define SMMU500_SMMU_CB5_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB5_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB5_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB5_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB5_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB5_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB5_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB5_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB5_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB5_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB5_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB5_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB5_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB5_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB5_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB5_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB5_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB5_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB5_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB5_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB5_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB5_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB5_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB5_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB5_FSRRESTORE
 */
#define SMMU500_SMMU_CB5_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001505C )

#define SMMU500_SMMU_CB5_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_FAR_LOW
 */
#define SMMU500_SMMU_CB5_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00015060 )

#define SMMU500_SMMU_CB5_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_FAR_HIGH
 */
#define SMMU500_SMMU_CB5_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00015064 )

#define SMMU500_SMMU_CB5_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB5_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB5_FSYNR0
 */
#define SMMU500_SMMU_CB5_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00015068 )

#define SMMU500_SMMU_CB5_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB5_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB5_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB5_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB5_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB5_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB5_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB5_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB5_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB5_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB5_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB5_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB5_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB5_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB5_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB5_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB5_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB5_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB5_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB5_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB5_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB5_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB5_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB5_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB5_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB5_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB5_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB5_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB5_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00015070 )

#define SMMU500_SMMU_CB5_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB5_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB5_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB5_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB5_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB5_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB5_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB5_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00015074 )

#define SMMU500_SMMU_CB5_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB5_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB5_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00015600 )

#define SMMU500_SMMU_CB5_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB5_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00015604 )

#define SMMU500_SMMU_CB5_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB5_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB5_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB5_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB5_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB5_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00015608 )

#define SMMU500_SMMU_CB5_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB5_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001560C )

#define SMMU500_SMMU_CB5_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB5_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB5_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB5_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB5_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_TLBIASID
 */
#define SMMU500_SMMU_CB5_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00015610 )

#define SMMU500_SMMU_CB5_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB5_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIALL
 */
#define SMMU500_SMMU_CB5_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00015618 )

#define SMMU500_SMMU_CB5_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB5_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00015620 )

#define SMMU500_SMMU_CB5_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB5_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00015624 )

#define SMMU500_SMMU_CB5_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB5_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB5_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB5_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB5_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB5_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00015628 )

#define SMMU500_SMMU_CB5_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB5_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001562C )

#define SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB5_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00015630 )

#define SMMU500_SMMU_CB5_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB5_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00015634 )

#define SMMU500_SMMU_CB5_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB5_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB5_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB5_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00015638 )

#define SMMU500_SMMU_CB5_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001563C )

#define SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB5_TLBSYNC
 */
#define SMMU500_SMMU_CB5_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000157F0 )

#define SMMU500_SMMU_CB5_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_TLBSTATUS
 */
#define SMMU500_SMMU_CB5_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000157F4 )

#define SMMU500_SMMU_CB5_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB5_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB5_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMEVCNTR0
 */
#define SMMU500_SMMU_CB5_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00015E00 )

#define SMMU500_SMMU_CB5_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_PMEVCNTR1
 */
#define SMMU500_SMMU_CB5_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00015E04 )

#define SMMU500_SMMU_CB5_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_PMEVCNTR2
 */
#define SMMU500_SMMU_CB5_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00015E08 )

#define SMMU500_SMMU_CB5_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_PMEVCNTR3
 */
#define SMMU500_SMMU_CB5_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00015E0C )

#define SMMU500_SMMU_CB5_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB5_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB5_PMEVTYPER0
 */
#define SMMU500_SMMU_CB5_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00015E80 )

#define SMMU500_SMMU_CB5_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB5_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB5_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB5_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB5_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB5_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB5_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB5_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB5_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB5_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_PMEVTYPER1
 */
#define SMMU500_SMMU_CB5_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00015E84 )

#define SMMU500_SMMU_CB5_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB5_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB5_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB5_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB5_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB5_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB5_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB5_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB5_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB5_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_PMEVTYPER2
 */
#define SMMU500_SMMU_CB5_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00015E88 )

#define SMMU500_SMMU_CB5_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB5_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB5_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB5_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB5_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB5_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB5_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB5_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB5_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB5_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_PMEVTYPER3
 */
#define SMMU500_SMMU_CB5_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00015E8C )

#define SMMU500_SMMU_CB5_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB5_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB5_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB5_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB5_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB5_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB5_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB5_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB5_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB5_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB5_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB5_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB5_PMCFGR
 */
#define SMMU500_SMMU_CB5_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00015F00 )

#define SMMU500_SMMU_CB5_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB5_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB5_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB5_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB5_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB5_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB5_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB5_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB5_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB5_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB5_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB5_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB5_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB5_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB5_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB5_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB5_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB5_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB5_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB5_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB5_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB5_PMCR
 */
#define SMMU500_SMMU_CB5_PMCR    ( ( SMMU500_BASEADDR ) + 0X00015F04 )

#define SMMU500_SMMU_CB5_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB5_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB5_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB5_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB5_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB5_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB5_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB5_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB5_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB5_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB5_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMCEID
 */
#define SMMU500_SMMU_CB5_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00015F20 )

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB5_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMCNTENSE
 */
#define SMMU500_SMMU_CB5_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00015F40 )

#define SMMU500_SMMU_CB5_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB5_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB5_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB5_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB5_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB5_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB5_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMCNTENCLR
 */
#define SMMU500_SMMU_CB5_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00015F44 )

#define SMMU500_SMMU_CB5_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB5_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB5_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB5_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB5_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB5_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB5_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMCNTENSET
 */
#define SMMU500_SMMU_CB5_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00015F48 )

#define SMMU500_SMMU_CB5_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB5_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB5_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB5_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB5_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB5_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB5_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB5_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMINTENCLR
 */
#define SMMU500_SMMU_CB5_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00015F4C )

#define SMMU500_SMMU_CB5_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB5_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB5_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB5_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB5_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB5_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB5_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB5_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB5_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB5_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB5_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMOVSCLR
 */
#define SMMU500_SMMU_CB5_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00015F50 )

#define SMMU500_SMMU_CB5_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB5_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB5_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB5_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB5_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB5_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB5_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMOVSSET
 */
#define SMMU500_SMMU_CB5_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00015F58 )

#define SMMU500_SMMU_CB5_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB5_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB5_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB5_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB5_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB5_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB5_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB5_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB5_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB5_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00015FB8 )

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB5_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_SCTLR
 */
#define SMMU500_SMMU_CB6_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00016000 )

#define SMMU500_SMMU_CB6_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB6_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB6_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB6_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB6_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB6_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB6_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB6_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB6_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB6_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB6_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB6_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB6_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB6_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB6_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB6_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB6_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB6_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB6_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB6_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB6_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB6_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB6_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB6_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB6_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB6_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB6_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB6_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB6_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB6_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB6_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB6_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB6_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB6_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB6_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB6_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB6_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB6_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB6_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB6_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB6_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB6_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB6_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB6_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB6_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB6_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB6_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB6_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB6_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_ACTLR
 */
#define SMMU500_SMMU_CB6_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00016004 )

#define SMMU500_SMMU_CB6_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB6_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB6_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB6_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB6_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB6_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_RESUME
 */
#define SMMU500_SMMU_CB6_RESUME    ( ( SMMU500_BASEADDR ) + 0X00016008 )

#define SMMU500_SMMU_CB6_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB6_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB6_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_TCR2
 */
#define SMMU500_SMMU_CB6_TCR2    ( ( SMMU500_BASEADDR ) + 0X00016010 )

#define SMMU500_SMMU_CB6_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB6_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB6_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB6_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB6_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB6_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB6_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB6_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB6_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB6_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB6_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB6_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB6_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB6_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB6_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB6_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB6_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB6_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB6_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB6_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB6_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB6_TTBR0_LOW
 */
#define SMMU500_SMMU_CB6_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00016020 )

#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB6_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00016024 )

#define SMMU500_SMMU_CB6_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB6_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB6_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB6_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB6_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB6_TTBR1_LOW
 */
#define SMMU500_SMMU_CB6_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00016028 )

#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB6_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001602C )

#define SMMU500_SMMU_CB6_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB6_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB6_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB6_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB6_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB6_TCR_LPAE
 */
#define SMMU500_SMMU_CB6_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00016030 )

#define SMMU500_SMMU_CB6_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB6_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB6_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB6_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB6_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB6_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB6_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB6_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB6_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB6_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB6_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB6_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB6_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB6_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB6_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB6_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB6_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB6_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB6_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB6_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB6_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB6_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB6_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB6_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB6_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB6_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB6_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB6_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB6_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB6_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB6_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB6_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB6_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB6_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB6_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB6_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB6_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB6_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB6_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB6_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB6_CONTEXTIDR
 */
#define SMMU500_SMMU_CB6_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00016034 )

#define SMMU500_SMMU_CB6_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB6_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB6_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB6_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB6_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB6_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB6_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB6_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00016038 )

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB6_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB6_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB6_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB6_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB6_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB6_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001603C )

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB6_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB6_FSR
 */
#define SMMU500_SMMU_CB6_FSR    ( ( SMMU500_BASEADDR ) + 0X00016058 )

#define SMMU500_SMMU_CB6_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB6_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB6_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB6_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB6_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB6_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB6_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB6_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB6_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB6_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB6_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB6_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB6_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB6_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB6_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB6_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB6_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB6_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB6_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB6_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB6_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB6_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB6_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB6_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB6_FSRRESTORE
 */
#define SMMU500_SMMU_CB6_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001605C )

#define SMMU500_SMMU_CB6_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_FAR_LOW
 */
#define SMMU500_SMMU_CB6_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00016060 )

#define SMMU500_SMMU_CB6_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_FAR_HIGH
 */
#define SMMU500_SMMU_CB6_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00016064 )

#define SMMU500_SMMU_CB6_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB6_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB6_FSYNR0
 */
#define SMMU500_SMMU_CB6_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00016068 )

#define SMMU500_SMMU_CB6_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB6_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB6_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB6_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB6_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB6_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB6_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB6_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB6_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB6_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB6_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB6_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB6_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB6_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB6_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB6_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB6_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB6_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB6_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB6_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB6_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB6_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB6_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB6_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB6_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB6_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB6_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB6_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB6_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00016070 )

#define SMMU500_SMMU_CB6_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB6_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB6_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB6_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB6_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB6_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB6_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB6_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00016074 )

#define SMMU500_SMMU_CB6_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB6_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB6_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00016600 )

#define SMMU500_SMMU_CB6_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB6_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00016604 )

#define SMMU500_SMMU_CB6_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB6_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB6_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB6_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB6_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB6_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00016608 )

#define SMMU500_SMMU_CB6_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB6_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001660C )

#define SMMU500_SMMU_CB6_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB6_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB6_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB6_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB6_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_TLBIASID
 */
#define SMMU500_SMMU_CB6_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00016610 )

#define SMMU500_SMMU_CB6_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB6_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIALL
 */
#define SMMU500_SMMU_CB6_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00016618 )

#define SMMU500_SMMU_CB6_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB6_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00016620 )

#define SMMU500_SMMU_CB6_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB6_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00016624 )

#define SMMU500_SMMU_CB6_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB6_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB6_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB6_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB6_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB6_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00016628 )

#define SMMU500_SMMU_CB6_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB6_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001662C )

#define SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB6_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00016630 )

#define SMMU500_SMMU_CB6_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB6_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00016634 )

#define SMMU500_SMMU_CB6_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB6_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB6_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB6_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00016638 )

#define SMMU500_SMMU_CB6_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001663C )

#define SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB6_TLBSYNC
 */
#define SMMU500_SMMU_CB6_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000167F0 )

#define SMMU500_SMMU_CB6_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_TLBSTATUS
 */
#define SMMU500_SMMU_CB6_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000167F4 )

#define SMMU500_SMMU_CB6_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB6_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB6_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMEVCNTR0
 */
#define SMMU500_SMMU_CB6_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00016E00 )

#define SMMU500_SMMU_CB6_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_PMEVCNTR1
 */
#define SMMU500_SMMU_CB6_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00016E04 )

#define SMMU500_SMMU_CB6_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_PMEVCNTR2
 */
#define SMMU500_SMMU_CB6_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00016E08 )

#define SMMU500_SMMU_CB6_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_PMEVCNTR3
 */
#define SMMU500_SMMU_CB6_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00016E0C )

#define SMMU500_SMMU_CB6_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB6_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB6_PMEVTYPER0
 */
#define SMMU500_SMMU_CB6_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00016E80 )

#define SMMU500_SMMU_CB6_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB6_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB6_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB6_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB6_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB6_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB6_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB6_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB6_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB6_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_PMEVTYPER1
 */
#define SMMU500_SMMU_CB6_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00016E84 )

#define SMMU500_SMMU_CB6_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB6_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB6_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB6_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB6_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB6_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB6_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB6_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB6_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB6_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_PMEVTYPER2
 */
#define SMMU500_SMMU_CB6_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00016E88 )

#define SMMU500_SMMU_CB6_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB6_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB6_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB6_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB6_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB6_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB6_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB6_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB6_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB6_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_PMEVTYPER3
 */
#define SMMU500_SMMU_CB6_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00016E8C )

#define SMMU500_SMMU_CB6_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB6_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB6_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB6_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB6_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB6_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB6_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB6_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB6_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB6_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB6_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB6_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB6_PMCFGR
 */
#define SMMU500_SMMU_CB6_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00016F00 )

#define SMMU500_SMMU_CB6_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB6_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB6_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB6_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB6_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB6_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB6_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB6_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB6_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB6_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB6_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB6_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB6_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB6_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB6_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB6_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB6_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB6_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB6_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB6_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB6_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB6_PMCR
 */
#define SMMU500_SMMU_CB6_PMCR    ( ( SMMU500_BASEADDR ) + 0X00016F04 )

#define SMMU500_SMMU_CB6_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB6_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB6_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB6_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB6_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB6_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB6_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB6_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB6_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB6_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB6_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMCEID
 */
#define SMMU500_SMMU_CB6_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00016F20 )

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB6_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMCNTENSE
 */
#define SMMU500_SMMU_CB6_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00016F40 )

#define SMMU500_SMMU_CB6_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB6_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB6_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB6_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB6_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB6_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB6_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMCNTENCLR
 */
#define SMMU500_SMMU_CB6_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00016F44 )

#define SMMU500_SMMU_CB6_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB6_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB6_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB6_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB6_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB6_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB6_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMCNTENSET
 */
#define SMMU500_SMMU_CB6_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00016F48 )

#define SMMU500_SMMU_CB6_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB6_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB6_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB6_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB6_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB6_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB6_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB6_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMINTENCLR
 */
#define SMMU500_SMMU_CB6_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00016F4C )

#define SMMU500_SMMU_CB6_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB6_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB6_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB6_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB6_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB6_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB6_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB6_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB6_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB6_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB6_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMOVSCLR
 */
#define SMMU500_SMMU_CB6_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00016F50 )

#define SMMU500_SMMU_CB6_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB6_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB6_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB6_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB6_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB6_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB6_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMOVSSET
 */
#define SMMU500_SMMU_CB6_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00016F58 )

#define SMMU500_SMMU_CB6_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB6_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB6_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB6_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB6_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB6_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB6_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB6_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB6_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB6_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00016FB8 )

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB6_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_SCTLR
 */
#define SMMU500_SMMU_CB7_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00017000 )

#define SMMU500_SMMU_CB7_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB7_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB7_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB7_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB7_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB7_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB7_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB7_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB7_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB7_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB7_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB7_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB7_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB7_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB7_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB7_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB7_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB7_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB7_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB7_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB7_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB7_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB7_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB7_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB7_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB7_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB7_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB7_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB7_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB7_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB7_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB7_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB7_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB7_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB7_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB7_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB7_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB7_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB7_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB7_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB7_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB7_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB7_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB7_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB7_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB7_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB7_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB7_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB7_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_ACTLR
 */
#define SMMU500_SMMU_CB7_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00017004 )

#define SMMU500_SMMU_CB7_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB7_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB7_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB7_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB7_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB7_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_RESUME
 */
#define SMMU500_SMMU_CB7_RESUME    ( ( SMMU500_BASEADDR ) + 0X00017008 )

#define SMMU500_SMMU_CB7_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB7_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB7_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_TCR2
 */
#define SMMU500_SMMU_CB7_TCR2    ( ( SMMU500_BASEADDR ) + 0X00017010 )

#define SMMU500_SMMU_CB7_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB7_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB7_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB7_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB7_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB7_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB7_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB7_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB7_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB7_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB7_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB7_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB7_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB7_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB7_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB7_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB7_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB7_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB7_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB7_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB7_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB7_TTBR0_LOW
 */
#define SMMU500_SMMU_CB7_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00017020 )

#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB7_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00017024 )

#define SMMU500_SMMU_CB7_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB7_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB7_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB7_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB7_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB7_TTBR1_LOW
 */
#define SMMU500_SMMU_CB7_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00017028 )

#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB7_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001702C )

#define SMMU500_SMMU_CB7_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB7_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB7_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB7_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB7_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB7_TCR_LPAE
 */
#define SMMU500_SMMU_CB7_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00017030 )

#define SMMU500_SMMU_CB7_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB7_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB7_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB7_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB7_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB7_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB7_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB7_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB7_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB7_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB7_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB7_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB7_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB7_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB7_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB7_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB7_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB7_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB7_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB7_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB7_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB7_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB7_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB7_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB7_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB7_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB7_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB7_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB7_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB7_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB7_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB7_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB7_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB7_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB7_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB7_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB7_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB7_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB7_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB7_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB7_CONTEXTIDR
 */
#define SMMU500_SMMU_CB7_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00017034 )

#define SMMU500_SMMU_CB7_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB7_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB7_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB7_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB7_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB7_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB7_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB7_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00017038 )

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB7_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB7_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB7_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB7_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB7_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB7_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001703C )

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB7_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB7_FSR
 */
#define SMMU500_SMMU_CB7_FSR    ( ( SMMU500_BASEADDR ) + 0X00017058 )

#define SMMU500_SMMU_CB7_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB7_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB7_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB7_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB7_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB7_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB7_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB7_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB7_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB7_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB7_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB7_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB7_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB7_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB7_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB7_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB7_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB7_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB7_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB7_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB7_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB7_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB7_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB7_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB7_FSRRESTORE
 */
#define SMMU500_SMMU_CB7_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001705C )

#define SMMU500_SMMU_CB7_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_FAR_LOW
 */
#define SMMU500_SMMU_CB7_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00017060 )

#define SMMU500_SMMU_CB7_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_FAR_HIGH
 */
#define SMMU500_SMMU_CB7_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00017064 )

#define SMMU500_SMMU_CB7_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB7_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB7_FSYNR0
 */
#define SMMU500_SMMU_CB7_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00017068 )

#define SMMU500_SMMU_CB7_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB7_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB7_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB7_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB7_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB7_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB7_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB7_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB7_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB7_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB7_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB7_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB7_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB7_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB7_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB7_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB7_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB7_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB7_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB7_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB7_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB7_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB7_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB7_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB7_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB7_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB7_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB7_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB7_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00017070 )

#define SMMU500_SMMU_CB7_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB7_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB7_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB7_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB7_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB7_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB7_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB7_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00017074 )

#define SMMU500_SMMU_CB7_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB7_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB7_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00017600 )

#define SMMU500_SMMU_CB7_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB7_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00017604 )

#define SMMU500_SMMU_CB7_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB7_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB7_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB7_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB7_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB7_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00017608 )

#define SMMU500_SMMU_CB7_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB7_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001760C )

#define SMMU500_SMMU_CB7_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB7_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB7_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB7_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB7_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_TLBIASID
 */
#define SMMU500_SMMU_CB7_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00017610 )

#define SMMU500_SMMU_CB7_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB7_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIALL
 */
#define SMMU500_SMMU_CB7_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00017618 )

#define SMMU500_SMMU_CB7_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB7_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00017620 )

#define SMMU500_SMMU_CB7_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB7_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00017624 )

#define SMMU500_SMMU_CB7_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB7_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB7_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB7_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB7_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB7_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00017628 )

#define SMMU500_SMMU_CB7_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB7_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001762C )

#define SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB7_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00017630 )

#define SMMU500_SMMU_CB7_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB7_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00017634 )

#define SMMU500_SMMU_CB7_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB7_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB7_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB7_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00017638 )

#define SMMU500_SMMU_CB7_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001763C )

#define SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB7_TLBSYNC
 */
#define SMMU500_SMMU_CB7_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000177F0 )

#define SMMU500_SMMU_CB7_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_TLBSTATUS
 */
#define SMMU500_SMMU_CB7_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000177F4 )

#define SMMU500_SMMU_CB7_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB7_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB7_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMEVCNTR0
 */
#define SMMU500_SMMU_CB7_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00017E00 )

#define SMMU500_SMMU_CB7_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_PMEVCNTR1
 */
#define SMMU500_SMMU_CB7_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00017E04 )

#define SMMU500_SMMU_CB7_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_PMEVCNTR2
 */
#define SMMU500_SMMU_CB7_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00017E08 )

#define SMMU500_SMMU_CB7_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_PMEVCNTR3
 */
#define SMMU500_SMMU_CB7_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00017E0C )

#define SMMU500_SMMU_CB7_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB7_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB7_PMEVTYPER0
 */
#define SMMU500_SMMU_CB7_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00017E80 )

#define SMMU500_SMMU_CB7_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB7_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB7_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB7_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB7_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB7_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB7_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB7_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB7_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB7_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_PMEVTYPER1
 */
#define SMMU500_SMMU_CB7_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00017E84 )

#define SMMU500_SMMU_CB7_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB7_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB7_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB7_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB7_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB7_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB7_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB7_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB7_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB7_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_PMEVTYPER2
 */
#define SMMU500_SMMU_CB7_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00017E88 )

#define SMMU500_SMMU_CB7_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB7_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB7_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB7_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB7_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB7_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB7_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB7_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB7_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB7_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_PMEVTYPER3
 */
#define SMMU500_SMMU_CB7_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00017E8C )

#define SMMU500_SMMU_CB7_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB7_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB7_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB7_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB7_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB7_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB7_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB7_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB7_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB7_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB7_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB7_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB7_PMCFGR
 */
#define SMMU500_SMMU_CB7_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00017F00 )

#define SMMU500_SMMU_CB7_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB7_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB7_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB7_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB7_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB7_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB7_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB7_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB7_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB7_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB7_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB7_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB7_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB7_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB7_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB7_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB7_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB7_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB7_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB7_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB7_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB7_PMCR
 */
#define SMMU500_SMMU_CB7_PMCR    ( ( SMMU500_BASEADDR ) + 0X00017F04 )

#define SMMU500_SMMU_CB7_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB7_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB7_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB7_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB7_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB7_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB7_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB7_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB7_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB7_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB7_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMCEID
 */
#define SMMU500_SMMU_CB7_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00017F20 )

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB7_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMCNTENSE
 */
#define SMMU500_SMMU_CB7_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00017F40 )

#define SMMU500_SMMU_CB7_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB7_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB7_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB7_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB7_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB7_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB7_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMCNTENCLR
 */
#define SMMU500_SMMU_CB7_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00017F44 )

#define SMMU500_SMMU_CB7_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB7_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB7_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB7_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB7_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB7_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB7_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMCNTENSET
 */
#define SMMU500_SMMU_CB7_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00017F48 )

#define SMMU500_SMMU_CB7_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB7_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB7_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB7_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB7_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB7_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB7_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB7_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMINTENCLR
 */
#define SMMU500_SMMU_CB7_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00017F4C )

#define SMMU500_SMMU_CB7_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB7_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB7_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB7_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB7_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB7_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB7_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB7_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB7_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB7_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB7_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMOVSCLR
 */
#define SMMU500_SMMU_CB7_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00017F50 )

#define SMMU500_SMMU_CB7_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB7_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB7_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB7_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB7_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB7_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB7_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMOVSSET
 */
#define SMMU500_SMMU_CB7_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00017F58 )

#define SMMU500_SMMU_CB7_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB7_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB7_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB7_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB7_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB7_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB7_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB7_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB7_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB7_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00017FB8 )

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB7_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_SCTLR
 */
#define SMMU500_SMMU_CB8_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00018000 )

#define SMMU500_SMMU_CB8_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB8_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB8_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB8_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB8_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB8_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB8_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB8_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB8_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB8_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB8_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB8_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB8_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB8_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB8_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB8_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB8_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB8_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB8_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB8_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB8_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB8_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB8_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB8_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB8_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB8_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB8_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB8_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB8_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB8_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB8_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB8_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB8_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB8_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB8_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB8_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB8_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB8_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB8_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB8_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB8_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB8_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB8_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB8_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB8_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB8_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB8_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB8_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB8_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_ACTLR
 */
#define SMMU500_SMMU_CB8_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00018004 )

#define SMMU500_SMMU_CB8_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB8_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB8_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB8_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB8_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB8_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_RESUME
 */
#define SMMU500_SMMU_CB8_RESUME    ( ( SMMU500_BASEADDR ) + 0X00018008 )

#define SMMU500_SMMU_CB8_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB8_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB8_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_TCR2
 */
#define SMMU500_SMMU_CB8_TCR2    ( ( SMMU500_BASEADDR ) + 0X00018010 )

#define SMMU500_SMMU_CB8_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB8_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB8_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB8_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB8_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB8_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB8_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB8_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB8_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB8_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB8_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB8_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB8_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB8_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB8_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB8_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB8_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB8_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB8_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB8_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB8_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB8_TTBR0_LOW
 */
#define SMMU500_SMMU_CB8_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00018020 )

#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB8_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00018024 )

#define SMMU500_SMMU_CB8_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB8_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB8_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB8_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB8_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB8_TTBR1_LOW
 */
#define SMMU500_SMMU_CB8_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00018028 )

#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB8_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001802C )

#define SMMU500_SMMU_CB8_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB8_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB8_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB8_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB8_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB8_TCR_LPAE
 */
#define SMMU500_SMMU_CB8_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00018030 )

#define SMMU500_SMMU_CB8_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB8_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB8_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB8_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB8_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB8_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB8_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB8_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB8_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB8_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB8_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB8_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB8_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB8_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB8_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB8_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB8_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB8_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB8_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB8_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB8_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB8_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB8_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB8_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB8_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB8_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB8_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB8_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB8_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB8_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB8_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB8_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB8_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB8_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB8_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB8_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB8_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB8_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB8_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB8_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB8_CONTEXTIDR
 */
#define SMMU500_SMMU_CB8_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00018034 )

#define SMMU500_SMMU_CB8_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB8_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB8_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB8_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB8_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB8_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB8_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB8_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00018038 )

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB8_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB8_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB8_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB8_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB8_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB8_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001803C )

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB8_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB8_FSR
 */
#define SMMU500_SMMU_CB8_FSR    ( ( SMMU500_BASEADDR ) + 0X00018058 )

#define SMMU500_SMMU_CB8_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB8_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB8_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB8_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB8_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB8_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB8_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB8_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB8_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB8_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB8_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB8_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB8_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB8_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB8_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB8_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB8_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB8_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB8_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB8_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB8_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB8_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB8_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB8_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB8_FSRRESTORE
 */
#define SMMU500_SMMU_CB8_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001805C )

#define SMMU500_SMMU_CB8_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_FAR_LOW
 */
#define SMMU500_SMMU_CB8_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00018060 )

#define SMMU500_SMMU_CB8_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_FAR_HIGH
 */
#define SMMU500_SMMU_CB8_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00018064 )

#define SMMU500_SMMU_CB8_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB8_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB8_FSYNR0
 */
#define SMMU500_SMMU_CB8_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00018068 )

#define SMMU500_SMMU_CB8_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB8_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB8_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB8_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB8_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB8_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB8_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB8_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB8_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB8_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB8_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB8_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB8_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB8_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB8_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB8_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB8_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB8_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB8_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB8_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB8_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB8_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB8_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB8_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB8_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB8_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB8_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB8_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB8_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00018070 )

#define SMMU500_SMMU_CB8_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB8_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB8_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB8_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB8_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB8_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB8_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB8_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00018074 )

#define SMMU500_SMMU_CB8_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB8_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB8_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00018600 )

#define SMMU500_SMMU_CB8_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB8_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00018604 )

#define SMMU500_SMMU_CB8_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB8_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB8_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB8_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB8_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB8_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00018608 )

#define SMMU500_SMMU_CB8_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB8_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001860C )

#define SMMU500_SMMU_CB8_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB8_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB8_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB8_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB8_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_TLBIASID
 */
#define SMMU500_SMMU_CB8_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00018610 )

#define SMMU500_SMMU_CB8_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB8_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIALL
 */
#define SMMU500_SMMU_CB8_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00018618 )

#define SMMU500_SMMU_CB8_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB8_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00018620 )

#define SMMU500_SMMU_CB8_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB8_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00018624 )

#define SMMU500_SMMU_CB8_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB8_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB8_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB8_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB8_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB8_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00018628 )

#define SMMU500_SMMU_CB8_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB8_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001862C )

#define SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB8_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00018630 )

#define SMMU500_SMMU_CB8_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB8_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00018634 )

#define SMMU500_SMMU_CB8_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB8_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB8_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB8_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00018638 )

#define SMMU500_SMMU_CB8_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001863C )

#define SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB8_TLBSYNC
 */
#define SMMU500_SMMU_CB8_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000187F0 )

#define SMMU500_SMMU_CB8_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_TLBSTATUS
 */
#define SMMU500_SMMU_CB8_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000187F4 )

#define SMMU500_SMMU_CB8_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB8_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB8_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMEVCNTR0
 */
#define SMMU500_SMMU_CB8_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00018E00 )

#define SMMU500_SMMU_CB8_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_PMEVCNTR1
 */
#define SMMU500_SMMU_CB8_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00018E04 )

#define SMMU500_SMMU_CB8_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_PMEVCNTR2
 */
#define SMMU500_SMMU_CB8_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00018E08 )

#define SMMU500_SMMU_CB8_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_PMEVCNTR3
 */
#define SMMU500_SMMU_CB8_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00018E0C )

#define SMMU500_SMMU_CB8_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB8_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB8_PMEVTYPER0
 */
#define SMMU500_SMMU_CB8_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00018E80 )

#define SMMU500_SMMU_CB8_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB8_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB8_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB8_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB8_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB8_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB8_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB8_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB8_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB8_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_PMEVTYPER1
 */
#define SMMU500_SMMU_CB8_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00018E84 )

#define SMMU500_SMMU_CB8_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB8_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB8_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB8_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB8_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB8_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB8_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB8_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB8_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB8_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_PMEVTYPER2
 */
#define SMMU500_SMMU_CB8_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00018E88 )

#define SMMU500_SMMU_CB8_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB8_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB8_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB8_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB8_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB8_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB8_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB8_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB8_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB8_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_PMEVTYPER3
 */
#define SMMU500_SMMU_CB8_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00018E8C )

#define SMMU500_SMMU_CB8_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB8_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB8_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB8_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB8_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB8_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB8_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB8_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB8_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB8_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB8_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB8_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB8_PMCFGR
 */
#define SMMU500_SMMU_CB8_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00018F00 )

#define SMMU500_SMMU_CB8_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB8_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB8_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB8_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB8_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB8_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB8_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB8_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB8_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB8_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB8_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB8_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB8_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB8_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB8_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB8_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB8_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB8_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB8_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB8_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB8_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB8_PMCR
 */
#define SMMU500_SMMU_CB8_PMCR    ( ( SMMU500_BASEADDR ) + 0X00018F04 )

#define SMMU500_SMMU_CB8_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB8_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB8_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB8_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB8_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB8_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB8_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB8_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB8_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB8_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB8_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMCEID
 */
#define SMMU500_SMMU_CB8_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00018F20 )

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB8_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMCNTENSE
 */
#define SMMU500_SMMU_CB8_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00018F40 )

#define SMMU500_SMMU_CB8_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB8_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB8_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB8_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB8_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB8_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB8_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMCNTENCLR
 */
#define SMMU500_SMMU_CB8_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00018F44 )

#define SMMU500_SMMU_CB8_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB8_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB8_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB8_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB8_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB8_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB8_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMCNTENSET
 */
#define SMMU500_SMMU_CB8_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00018F48 )

#define SMMU500_SMMU_CB8_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB8_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB8_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB8_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB8_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB8_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB8_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB8_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMINTENCLR
 */
#define SMMU500_SMMU_CB8_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00018F4C )

#define SMMU500_SMMU_CB8_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB8_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB8_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB8_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB8_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB8_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB8_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB8_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB8_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB8_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB8_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMOVSCLR
 */
#define SMMU500_SMMU_CB8_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00018F50 )

#define SMMU500_SMMU_CB8_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB8_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB8_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB8_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB8_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB8_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB8_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMOVSSET
 */
#define SMMU500_SMMU_CB8_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00018F58 )

#define SMMU500_SMMU_CB8_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB8_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB8_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB8_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB8_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB8_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB8_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB8_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB8_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB8_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00018FB8 )

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB8_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_SCTLR
 */
#define SMMU500_SMMU_CB9_SCTLR    ( ( SMMU500_BASEADDR ) + 0X00019000 )

#define SMMU500_SMMU_CB9_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB9_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB9_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB9_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB9_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB9_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB9_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB9_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB9_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB9_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB9_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB9_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB9_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB9_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB9_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB9_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB9_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB9_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB9_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB9_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB9_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB9_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB9_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB9_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB9_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB9_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB9_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB9_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB9_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB9_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB9_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB9_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB9_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB9_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB9_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB9_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB9_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB9_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB9_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB9_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB9_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB9_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB9_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB9_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB9_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB9_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB9_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB9_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB9_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_ACTLR
 */
#define SMMU500_SMMU_CB9_ACTLR    ( ( SMMU500_BASEADDR ) + 0X00019004 )

#define SMMU500_SMMU_CB9_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB9_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB9_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB9_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB9_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB9_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_RESUME
 */
#define SMMU500_SMMU_CB9_RESUME    ( ( SMMU500_BASEADDR ) + 0X00019008 )

#define SMMU500_SMMU_CB9_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB9_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB9_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_TCR2
 */
#define SMMU500_SMMU_CB9_TCR2    ( ( SMMU500_BASEADDR ) + 0X00019010 )

#define SMMU500_SMMU_CB9_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB9_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB9_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB9_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB9_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB9_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB9_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB9_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB9_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB9_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB9_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB9_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB9_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB9_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB9_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB9_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB9_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB9_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB9_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB9_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB9_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB9_TTBR0_LOW
 */
#define SMMU500_SMMU_CB9_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X00019020 )

#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB9_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X00019024 )

#define SMMU500_SMMU_CB9_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB9_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB9_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB9_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB9_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB9_TTBR1_LOW
 */
#define SMMU500_SMMU_CB9_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X00019028 )

#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB9_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001902C )

#define SMMU500_SMMU_CB9_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB9_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB9_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB9_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB9_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB9_TCR_LPAE
 */
#define SMMU500_SMMU_CB9_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X00019030 )

#define SMMU500_SMMU_CB9_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB9_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB9_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB9_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB9_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB9_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB9_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB9_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB9_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB9_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB9_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB9_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB9_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB9_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB9_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB9_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB9_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB9_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB9_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB9_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB9_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB9_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB9_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB9_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB9_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB9_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB9_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB9_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB9_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB9_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB9_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB9_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB9_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB9_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB9_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB9_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB9_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB9_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB9_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB9_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB9_CONTEXTIDR
 */
#define SMMU500_SMMU_CB9_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X00019034 )

#define SMMU500_SMMU_CB9_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB9_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB9_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB9_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB9_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB9_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB9_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB9_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X00019038 )

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB9_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB9_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB9_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB9_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB9_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB9_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001903C )

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB9_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB9_FSR
 */
#define SMMU500_SMMU_CB9_FSR    ( ( SMMU500_BASEADDR ) + 0X00019058 )

#define SMMU500_SMMU_CB9_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB9_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB9_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB9_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB9_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB9_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB9_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB9_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB9_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB9_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB9_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB9_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB9_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB9_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB9_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB9_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB9_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB9_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB9_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB9_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB9_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB9_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB9_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB9_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB9_FSRRESTORE
 */
#define SMMU500_SMMU_CB9_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001905C )

#define SMMU500_SMMU_CB9_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_FAR_LOW
 */
#define SMMU500_SMMU_CB9_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00019060 )

#define SMMU500_SMMU_CB9_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_FAR_HIGH
 */
#define SMMU500_SMMU_CB9_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00019064 )

#define SMMU500_SMMU_CB9_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB9_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB9_FSYNR0
 */
#define SMMU500_SMMU_CB9_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X00019068 )

#define SMMU500_SMMU_CB9_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB9_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB9_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB9_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB9_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB9_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB9_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB9_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB9_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB9_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB9_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB9_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB9_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB9_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB9_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB9_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB9_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB9_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB9_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB9_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB9_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB9_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB9_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB9_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB9_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB9_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB9_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB9_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB9_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X00019070 )

#define SMMU500_SMMU_CB9_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB9_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB9_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB9_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB9_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB9_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB9_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB9_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X00019074 )

#define SMMU500_SMMU_CB9_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB9_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB9_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X00019600 )

#define SMMU500_SMMU_CB9_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB9_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X00019604 )

#define SMMU500_SMMU_CB9_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB9_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB9_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB9_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB9_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB9_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X00019608 )

#define SMMU500_SMMU_CB9_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB9_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001960C )

#define SMMU500_SMMU_CB9_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB9_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB9_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB9_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB9_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_TLBIASID
 */
#define SMMU500_SMMU_CB9_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X00019610 )

#define SMMU500_SMMU_CB9_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB9_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIALL
 */
#define SMMU500_SMMU_CB9_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X00019618 )

#define SMMU500_SMMU_CB9_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB9_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00019620 )

#define SMMU500_SMMU_CB9_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB9_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X00019624 )

#define SMMU500_SMMU_CB9_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB9_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB9_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB9_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB9_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB9_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X00019628 )

#define SMMU500_SMMU_CB9_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB9_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001962C )

#define SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB9_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X00019630 )

#define SMMU500_SMMU_CB9_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB9_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X00019634 )

#define SMMU500_SMMU_CB9_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB9_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB9_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB9_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X00019638 )

#define SMMU500_SMMU_CB9_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001963C )

#define SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB9_TLBSYNC
 */
#define SMMU500_SMMU_CB9_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X000197F0 )

#define SMMU500_SMMU_CB9_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_TLBSTATUS
 */
#define SMMU500_SMMU_CB9_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X000197F4 )

#define SMMU500_SMMU_CB9_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB9_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB9_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMEVCNTR0
 */
#define SMMU500_SMMU_CB9_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X00019E00 )

#define SMMU500_SMMU_CB9_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_PMEVCNTR1
 */
#define SMMU500_SMMU_CB9_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X00019E04 )

#define SMMU500_SMMU_CB9_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_PMEVCNTR2
 */
#define SMMU500_SMMU_CB9_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X00019E08 )

#define SMMU500_SMMU_CB9_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_PMEVCNTR3
 */
#define SMMU500_SMMU_CB9_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X00019E0C )

#define SMMU500_SMMU_CB9_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB9_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB9_PMEVTYPER0
 */
#define SMMU500_SMMU_CB9_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X00019E80 )

#define SMMU500_SMMU_CB9_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB9_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB9_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB9_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB9_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB9_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB9_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB9_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB9_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB9_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_PMEVTYPER1
 */
#define SMMU500_SMMU_CB9_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X00019E84 )

#define SMMU500_SMMU_CB9_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB9_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB9_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB9_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB9_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB9_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB9_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB9_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB9_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB9_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_PMEVTYPER2
 */
#define SMMU500_SMMU_CB9_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X00019E88 )

#define SMMU500_SMMU_CB9_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB9_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB9_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB9_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB9_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB9_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB9_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB9_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB9_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB9_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_PMEVTYPER3
 */
#define SMMU500_SMMU_CB9_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X00019E8C )

#define SMMU500_SMMU_CB9_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB9_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB9_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB9_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB9_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB9_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB9_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB9_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB9_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB9_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB9_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB9_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB9_PMCFGR
 */
#define SMMU500_SMMU_CB9_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X00019F00 )

#define SMMU500_SMMU_CB9_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB9_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB9_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB9_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB9_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB9_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB9_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB9_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB9_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB9_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB9_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB9_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB9_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB9_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB9_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB9_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB9_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB9_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB9_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB9_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB9_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB9_PMCR
 */
#define SMMU500_SMMU_CB9_PMCR    ( ( SMMU500_BASEADDR ) + 0X00019F04 )

#define SMMU500_SMMU_CB9_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB9_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB9_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB9_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB9_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB9_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB9_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB9_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB9_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB9_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB9_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMCEID
 */
#define SMMU500_SMMU_CB9_PMCEID    ( ( SMMU500_BASEADDR ) + 0X00019F20 )

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB9_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMCNTENSE
 */
#define SMMU500_SMMU_CB9_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X00019F40 )

#define SMMU500_SMMU_CB9_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB9_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB9_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB9_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB9_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB9_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB9_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMCNTENCLR
 */
#define SMMU500_SMMU_CB9_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X00019F44 )

#define SMMU500_SMMU_CB9_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB9_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB9_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB9_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB9_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB9_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB9_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMCNTENSET
 */
#define SMMU500_SMMU_CB9_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X00019F48 )

#define SMMU500_SMMU_CB9_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB9_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB9_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB9_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB9_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB9_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB9_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB9_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMINTENCLR
 */
#define SMMU500_SMMU_CB9_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X00019F4C )

#define SMMU500_SMMU_CB9_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB9_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB9_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB9_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB9_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB9_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB9_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB9_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB9_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB9_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB9_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMOVSCLR
 */
#define SMMU500_SMMU_CB9_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X00019F50 )

#define SMMU500_SMMU_CB9_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB9_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB9_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB9_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB9_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB9_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB9_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMOVSSET
 */
#define SMMU500_SMMU_CB9_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X00019F58 )

#define SMMU500_SMMU_CB9_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB9_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB9_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB9_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB9_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB9_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB9_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB9_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB9_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB9_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X00019FB8 )

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB9_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_SCTLR
 */
#define SMMU500_SMMU_CB10_SCTLR    ( ( SMMU500_BASEADDR ) + 0X0001A000 )

#define SMMU500_SMMU_CB10_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB10_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB10_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB10_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB10_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB10_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB10_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB10_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB10_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB10_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB10_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB10_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB10_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB10_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB10_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB10_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB10_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB10_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB10_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB10_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB10_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB10_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB10_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB10_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB10_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB10_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB10_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB10_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB10_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB10_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB10_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB10_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB10_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB10_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB10_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB10_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB10_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB10_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB10_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB10_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB10_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB10_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB10_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB10_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB10_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB10_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB10_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB10_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB10_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_ACTLR
 */
#define SMMU500_SMMU_CB10_ACTLR    ( ( SMMU500_BASEADDR ) + 0X0001A004 )

#define SMMU500_SMMU_CB10_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB10_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB10_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB10_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB10_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB10_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_RESUME
 */
#define SMMU500_SMMU_CB10_RESUME    ( ( SMMU500_BASEADDR ) + 0X0001A008 )

#define SMMU500_SMMU_CB10_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB10_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB10_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_TCR2
 */
#define SMMU500_SMMU_CB10_TCR2    ( ( SMMU500_BASEADDR ) + 0X0001A010 )

#define SMMU500_SMMU_CB10_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB10_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB10_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB10_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB10_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB10_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB10_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB10_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB10_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB10_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB10_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB10_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB10_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB10_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB10_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB10_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB10_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB10_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB10_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB10_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB10_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB10_TTBR0_LOW
 */
#define SMMU500_SMMU_CB10_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A020 )

#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB10_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A024 )

#define SMMU500_SMMU_CB10_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB10_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB10_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB10_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB10_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB10_TTBR1_LOW
 */
#define SMMU500_SMMU_CB10_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A028 )

#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB10_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A02C )

#define SMMU500_SMMU_CB10_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB10_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB10_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB10_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB10_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB10_TCR_LPAE
 */
#define SMMU500_SMMU_CB10_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X0001A030 )

#define SMMU500_SMMU_CB10_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB10_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB10_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB10_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB10_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB10_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB10_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB10_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB10_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB10_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB10_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB10_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB10_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB10_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB10_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB10_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB10_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB10_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB10_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB10_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB10_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB10_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB10_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB10_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB10_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB10_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB10_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB10_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB10_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB10_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB10_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB10_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB10_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB10_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB10_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB10_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB10_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB10_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB10_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB10_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB10_CONTEXTIDR
 */
#define SMMU500_SMMU_CB10_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X0001A034 )

#define SMMU500_SMMU_CB10_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB10_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB10_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB10_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB10_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB10_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB10_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB10_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X0001A038 )

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB10_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB10_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB10_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB10_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB10_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB10_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001A03C )

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB10_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB10_FSR
 */
#define SMMU500_SMMU_CB10_FSR    ( ( SMMU500_BASEADDR ) + 0X0001A058 )

#define SMMU500_SMMU_CB10_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB10_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB10_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB10_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB10_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB10_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB10_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB10_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB10_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB10_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB10_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB10_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB10_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB10_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB10_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB10_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB10_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB10_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB10_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB10_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB10_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB10_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB10_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB10_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB10_FSRRESTORE
 */
#define SMMU500_SMMU_CB10_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001A05C )

#define SMMU500_SMMU_CB10_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_FAR_LOW
 */
#define SMMU500_SMMU_CB10_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A060 )

#define SMMU500_SMMU_CB10_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_FAR_HIGH
 */
#define SMMU500_SMMU_CB10_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A064 )

#define SMMU500_SMMU_CB10_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB10_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB10_FSYNR0
 */
#define SMMU500_SMMU_CB10_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X0001A068 )

#define SMMU500_SMMU_CB10_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB10_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB10_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB10_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB10_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB10_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB10_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB10_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB10_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB10_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB10_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB10_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB10_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB10_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB10_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB10_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB10_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB10_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB10_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB10_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB10_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB10_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB10_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB10_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB10_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB10_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB10_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB10_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB10_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A070 )

#define SMMU500_SMMU_CB10_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB10_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB10_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB10_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB10_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB10_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB10_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB10_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A074 )

#define SMMU500_SMMU_CB10_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB10_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB10_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A600 )

#define SMMU500_SMMU_CB10_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB10_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A604 )

#define SMMU500_SMMU_CB10_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB10_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB10_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB10_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB10_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB10_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A608 )

#define SMMU500_SMMU_CB10_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB10_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A60C )

#define SMMU500_SMMU_CB10_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB10_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB10_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB10_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB10_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_TLBIASID
 */
#define SMMU500_SMMU_CB10_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X0001A610 )

#define SMMU500_SMMU_CB10_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB10_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIALL
 */
#define SMMU500_SMMU_CB10_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X0001A618 )

#define SMMU500_SMMU_CB10_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB10_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A620 )

#define SMMU500_SMMU_CB10_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB10_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A624 )

#define SMMU500_SMMU_CB10_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB10_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB10_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB10_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB10_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB10_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A628 )

#define SMMU500_SMMU_CB10_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB10_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A62C )

#define SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB10_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A630 )

#define SMMU500_SMMU_CB10_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB10_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A634 )

#define SMMU500_SMMU_CB10_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB10_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB10_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB10_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X0001A638 )

#define SMMU500_SMMU_CB10_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001A63C )

#define SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB10_TLBSYNC
 */
#define SMMU500_SMMU_CB10_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X0001A7F0 )

#define SMMU500_SMMU_CB10_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_TLBSTATUS
 */
#define SMMU500_SMMU_CB10_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001A7F4 )

#define SMMU500_SMMU_CB10_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB10_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB10_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMEVCNTR0
 */
#define SMMU500_SMMU_CB10_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X0001AE00 )

#define SMMU500_SMMU_CB10_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_PMEVCNTR1
 */
#define SMMU500_SMMU_CB10_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X0001AE04 )

#define SMMU500_SMMU_CB10_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_PMEVCNTR2
 */
#define SMMU500_SMMU_CB10_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X0001AE08 )

#define SMMU500_SMMU_CB10_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_PMEVCNTR3
 */
#define SMMU500_SMMU_CB10_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X0001AE0C )

#define SMMU500_SMMU_CB10_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB10_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB10_PMEVTYPER0
 */
#define SMMU500_SMMU_CB10_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X0001AE80 )

#define SMMU500_SMMU_CB10_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB10_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB10_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB10_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB10_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB10_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB10_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB10_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB10_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB10_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_PMEVTYPER1
 */
#define SMMU500_SMMU_CB10_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X0001AE84 )

#define SMMU500_SMMU_CB10_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB10_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB10_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB10_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB10_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB10_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB10_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB10_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB10_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB10_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_PMEVTYPER2
 */
#define SMMU500_SMMU_CB10_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X0001AE88 )

#define SMMU500_SMMU_CB10_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB10_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB10_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB10_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB10_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB10_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB10_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB10_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB10_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB10_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_PMEVTYPER3
 */
#define SMMU500_SMMU_CB10_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X0001AE8C )

#define SMMU500_SMMU_CB10_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB10_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB10_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB10_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB10_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB10_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB10_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB10_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB10_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB10_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB10_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB10_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB10_PMCFGR
 */
#define SMMU500_SMMU_CB10_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X0001AF00 )

#define SMMU500_SMMU_CB10_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB10_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB10_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB10_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB10_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB10_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB10_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB10_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB10_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB10_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB10_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB10_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB10_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB10_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB10_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB10_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB10_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB10_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB10_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB10_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB10_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB10_PMCR
 */
#define SMMU500_SMMU_CB10_PMCR    ( ( SMMU500_BASEADDR ) + 0X0001AF04 )

#define SMMU500_SMMU_CB10_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB10_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB10_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB10_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB10_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB10_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB10_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB10_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB10_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB10_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB10_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMCEID
 */
#define SMMU500_SMMU_CB10_PMCEID    ( ( SMMU500_BASEADDR ) + 0X0001AF20 )

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB10_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMCNTENSE
 */
#define SMMU500_SMMU_CB10_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X0001AF40 )

#define SMMU500_SMMU_CB10_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB10_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB10_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB10_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB10_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB10_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB10_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMCNTENCLR
 */
#define SMMU500_SMMU_CB10_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001AF44 )

#define SMMU500_SMMU_CB10_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB10_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB10_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB10_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB10_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB10_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB10_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMCNTENSET
 */
#define SMMU500_SMMU_CB10_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X0001AF48 )

#define SMMU500_SMMU_CB10_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB10_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB10_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB10_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB10_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB10_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB10_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB10_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMINTENCLR
 */
#define SMMU500_SMMU_CB10_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001AF4C )

#define SMMU500_SMMU_CB10_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB10_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB10_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB10_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB10_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB10_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB10_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB10_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB10_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB10_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB10_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMOVSCLR
 */
#define SMMU500_SMMU_CB10_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X0001AF50 )

#define SMMU500_SMMU_CB10_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB10_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB10_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB10_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB10_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB10_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB10_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMOVSSET
 */
#define SMMU500_SMMU_CB10_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X0001AF58 )

#define SMMU500_SMMU_CB10_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB10_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB10_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB10_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB10_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB10_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB10_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB10_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB10_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB10_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001AFB8 )

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB10_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_SCTLR
 */
#define SMMU500_SMMU_CB11_SCTLR    ( ( SMMU500_BASEADDR ) + 0X0001B000 )

#define SMMU500_SMMU_CB11_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB11_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB11_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB11_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB11_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB11_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB11_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB11_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB11_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB11_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB11_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB11_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB11_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB11_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB11_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB11_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB11_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB11_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB11_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB11_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB11_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB11_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB11_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB11_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB11_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB11_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB11_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB11_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB11_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB11_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB11_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB11_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB11_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB11_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB11_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB11_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB11_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB11_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB11_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB11_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB11_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB11_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB11_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB11_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB11_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB11_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB11_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB11_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB11_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_ACTLR
 */
#define SMMU500_SMMU_CB11_ACTLR    ( ( SMMU500_BASEADDR ) + 0X0001B004 )

#define SMMU500_SMMU_CB11_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB11_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB11_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB11_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB11_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB11_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_RESUME
 */
#define SMMU500_SMMU_CB11_RESUME    ( ( SMMU500_BASEADDR ) + 0X0001B008 )

#define SMMU500_SMMU_CB11_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB11_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB11_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_TCR2
 */
#define SMMU500_SMMU_CB11_TCR2    ( ( SMMU500_BASEADDR ) + 0X0001B010 )

#define SMMU500_SMMU_CB11_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB11_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB11_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB11_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB11_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB11_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB11_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB11_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB11_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB11_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB11_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB11_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB11_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB11_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB11_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB11_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB11_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB11_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB11_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB11_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB11_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB11_TTBR0_LOW
 */
#define SMMU500_SMMU_CB11_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B020 )

#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB11_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B024 )

#define SMMU500_SMMU_CB11_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB11_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB11_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB11_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB11_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB11_TTBR1_LOW
 */
#define SMMU500_SMMU_CB11_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B028 )

#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB11_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B02C )

#define SMMU500_SMMU_CB11_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB11_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB11_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB11_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB11_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB11_TCR_LPAE
 */
#define SMMU500_SMMU_CB11_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X0001B030 )

#define SMMU500_SMMU_CB11_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB11_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB11_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB11_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB11_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB11_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB11_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB11_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB11_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB11_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB11_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB11_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB11_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB11_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB11_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB11_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB11_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB11_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB11_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB11_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB11_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB11_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB11_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB11_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB11_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB11_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB11_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB11_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB11_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB11_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB11_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB11_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB11_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB11_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB11_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB11_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB11_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB11_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB11_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB11_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB11_CONTEXTIDR
 */
#define SMMU500_SMMU_CB11_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X0001B034 )

#define SMMU500_SMMU_CB11_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB11_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB11_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB11_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB11_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB11_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB11_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB11_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X0001B038 )

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB11_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB11_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB11_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB11_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB11_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB11_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001B03C )

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB11_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB11_FSR
 */
#define SMMU500_SMMU_CB11_FSR    ( ( SMMU500_BASEADDR ) + 0X0001B058 )

#define SMMU500_SMMU_CB11_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB11_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB11_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB11_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB11_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB11_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB11_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB11_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB11_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB11_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB11_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB11_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB11_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB11_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB11_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB11_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB11_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB11_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB11_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB11_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB11_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB11_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB11_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB11_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB11_FSRRESTORE
 */
#define SMMU500_SMMU_CB11_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001B05C )

#define SMMU500_SMMU_CB11_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_FAR_LOW
 */
#define SMMU500_SMMU_CB11_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B060 )

#define SMMU500_SMMU_CB11_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_FAR_HIGH
 */
#define SMMU500_SMMU_CB11_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B064 )

#define SMMU500_SMMU_CB11_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB11_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB11_FSYNR0
 */
#define SMMU500_SMMU_CB11_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X0001B068 )

#define SMMU500_SMMU_CB11_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB11_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB11_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB11_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB11_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB11_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB11_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB11_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB11_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB11_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB11_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB11_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB11_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB11_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB11_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB11_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB11_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB11_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB11_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB11_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB11_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB11_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB11_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB11_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB11_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB11_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB11_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB11_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB11_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B070 )

#define SMMU500_SMMU_CB11_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB11_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB11_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB11_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB11_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB11_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB11_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB11_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B074 )

#define SMMU500_SMMU_CB11_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB11_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB11_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B600 )

#define SMMU500_SMMU_CB11_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB11_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B604 )

#define SMMU500_SMMU_CB11_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB11_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB11_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB11_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB11_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB11_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B608 )

#define SMMU500_SMMU_CB11_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB11_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B60C )

#define SMMU500_SMMU_CB11_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB11_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB11_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB11_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB11_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_TLBIASID
 */
#define SMMU500_SMMU_CB11_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X0001B610 )

#define SMMU500_SMMU_CB11_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB11_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIALL
 */
#define SMMU500_SMMU_CB11_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X0001B618 )

#define SMMU500_SMMU_CB11_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB11_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B620 )

#define SMMU500_SMMU_CB11_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB11_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B624 )

#define SMMU500_SMMU_CB11_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB11_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB11_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB11_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB11_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB11_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B628 )

#define SMMU500_SMMU_CB11_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB11_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B62C )

#define SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB11_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B630 )

#define SMMU500_SMMU_CB11_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB11_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B634 )

#define SMMU500_SMMU_CB11_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB11_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB11_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB11_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X0001B638 )

#define SMMU500_SMMU_CB11_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001B63C )

#define SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB11_TLBSYNC
 */
#define SMMU500_SMMU_CB11_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X0001B7F0 )

#define SMMU500_SMMU_CB11_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_TLBSTATUS
 */
#define SMMU500_SMMU_CB11_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001B7F4 )

#define SMMU500_SMMU_CB11_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB11_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB11_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMEVCNTR0
 */
#define SMMU500_SMMU_CB11_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X0001BE00 )

#define SMMU500_SMMU_CB11_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_PMEVCNTR1
 */
#define SMMU500_SMMU_CB11_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X0001BE04 )

#define SMMU500_SMMU_CB11_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_PMEVCNTR2
 */
#define SMMU500_SMMU_CB11_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X0001BE08 )

#define SMMU500_SMMU_CB11_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_PMEVCNTR3
 */
#define SMMU500_SMMU_CB11_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X0001BE0C )

#define SMMU500_SMMU_CB11_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB11_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB11_PMEVTYPER0
 */
#define SMMU500_SMMU_CB11_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X0001BE80 )

#define SMMU500_SMMU_CB11_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB11_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB11_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB11_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB11_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB11_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB11_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB11_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB11_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB11_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_PMEVTYPER1
 */
#define SMMU500_SMMU_CB11_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X0001BE84 )

#define SMMU500_SMMU_CB11_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB11_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB11_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB11_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB11_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB11_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB11_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB11_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB11_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB11_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_PMEVTYPER2
 */
#define SMMU500_SMMU_CB11_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X0001BE88 )

#define SMMU500_SMMU_CB11_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB11_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB11_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB11_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB11_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB11_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB11_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB11_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB11_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB11_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_PMEVTYPER3
 */
#define SMMU500_SMMU_CB11_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X0001BE8C )

#define SMMU500_SMMU_CB11_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB11_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB11_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB11_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB11_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB11_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB11_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB11_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB11_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB11_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB11_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB11_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB11_PMCFGR
 */
#define SMMU500_SMMU_CB11_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X0001BF00 )

#define SMMU500_SMMU_CB11_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB11_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB11_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB11_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB11_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB11_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB11_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB11_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB11_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB11_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB11_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB11_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB11_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB11_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB11_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB11_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB11_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB11_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB11_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB11_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB11_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB11_PMCR
 */
#define SMMU500_SMMU_CB11_PMCR    ( ( SMMU500_BASEADDR ) + 0X0001BF04 )

#define SMMU500_SMMU_CB11_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB11_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB11_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB11_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB11_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB11_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB11_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB11_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB11_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB11_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB11_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMCEID
 */
#define SMMU500_SMMU_CB11_PMCEID    ( ( SMMU500_BASEADDR ) + 0X0001BF20 )

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB11_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMCNTENSE
 */
#define SMMU500_SMMU_CB11_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X0001BF40 )

#define SMMU500_SMMU_CB11_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB11_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB11_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB11_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB11_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB11_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB11_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMCNTENCLR
 */
#define SMMU500_SMMU_CB11_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001BF44 )

#define SMMU500_SMMU_CB11_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB11_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB11_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB11_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB11_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB11_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB11_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMCNTENSET
 */
#define SMMU500_SMMU_CB11_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X0001BF48 )

#define SMMU500_SMMU_CB11_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB11_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB11_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB11_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB11_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB11_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB11_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB11_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMINTENCLR
 */
#define SMMU500_SMMU_CB11_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001BF4C )

#define SMMU500_SMMU_CB11_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB11_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB11_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB11_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB11_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB11_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB11_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB11_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB11_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB11_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB11_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMOVSCLR
 */
#define SMMU500_SMMU_CB11_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X0001BF50 )

#define SMMU500_SMMU_CB11_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB11_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB11_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB11_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB11_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB11_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB11_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMOVSSET
 */
#define SMMU500_SMMU_CB11_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X0001BF58 )

#define SMMU500_SMMU_CB11_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB11_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB11_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB11_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB11_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB11_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB11_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB11_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB11_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB11_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001BFB8 )

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB11_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_SCTLR
 */
#define SMMU500_SMMU_CB12_SCTLR    ( ( SMMU500_BASEADDR ) + 0X0001C000 )

#define SMMU500_SMMU_CB12_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB12_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB12_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB12_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB12_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB12_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB12_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB12_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB12_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB12_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB12_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB12_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB12_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB12_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB12_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB12_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB12_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB12_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB12_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB12_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB12_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB12_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB12_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB12_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB12_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB12_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB12_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB12_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB12_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB12_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB12_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB12_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB12_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB12_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB12_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB12_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB12_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB12_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB12_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB12_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB12_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB12_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB12_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB12_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB12_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB12_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB12_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB12_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB12_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_ACTLR
 */
#define SMMU500_SMMU_CB12_ACTLR    ( ( SMMU500_BASEADDR ) + 0X0001C004 )

#define SMMU500_SMMU_CB12_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB12_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB12_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB12_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB12_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB12_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_RESUME
 */
#define SMMU500_SMMU_CB12_RESUME    ( ( SMMU500_BASEADDR ) + 0X0001C008 )

#define SMMU500_SMMU_CB12_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB12_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB12_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_TCR2
 */
#define SMMU500_SMMU_CB12_TCR2    ( ( SMMU500_BASEADDR ) + 0X0001C010 )

#define SMMU500_SMMU_CB12_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB12_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB12_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB12_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB12_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB12_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB12_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB12_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB12_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB12_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB12_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB12_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB12_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB12_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB12_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB12_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB12_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB12_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB12_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB12_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB12_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB12_TTBR0_LOW
 */
#define SMMU500_SMMU_CB12_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C020 )

#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB12_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C024 )

#define SMMU500_SMMU_CB12_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB12_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB12_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB12_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB12_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB12_TTBR1_LOW
 */
#define SMMU500_SMMU_CB12_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C028 )

#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB12_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C02C )

#define SMMU500_SMMU_CB12_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB12_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB12_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB12_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB12_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB12_TCR_LPAE
 */
#define SMMU500_SMMU_CB12_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X0001C030 )

#define SMMU500_SMMU_CB12_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB12_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB12_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB12_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB12_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB12_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB12_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB12_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB12_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB12_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB12_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB12_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB12_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB12_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB12_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB12_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB12_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB12_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB12_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB12_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB12_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB12_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB12_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB12_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB12_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB12_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB12_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB12_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB12_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB12_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB12_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB12_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB12_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB12_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB12_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB12_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB12_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB12_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB12_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB12_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB12_CONTEXTIDR
 */
#define SMMU500_SMMU_CB12_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X0001C034 )

#define SMMU500_SMMU_CB12_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB12_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB12_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB12_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB12_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB12_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB12_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB12_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X0001C038 )

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB12_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB12_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB12_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB12_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB12_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB12_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001C03C )

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB12_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB12_FSR
 */
#define SMMU500_SMMU_CB12_FSR    ( ( SMMU500_BASEADDR ) + 0X0001C058 )

#define SMMU500_SMMU_CB12_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB12_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB12_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB12_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB12_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB12_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB12_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB12_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB12_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB12_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB12_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB12_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB12_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB12_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB12_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB12_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB12_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB12_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB12_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB12_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB12_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB12_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB12_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB12_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB12_FSRRESTORE
 */
#define SMMU500_SMMU_CB12_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001C05C )

#define SMMU500_SMMU_CB12_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_FAR_LOW
 */
#define SMMU500_SMMU_CB12_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C060 )

#define SMMU500_SMMU_CB12_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_FAR_HIGH
 */
#define SMMU500_SMMU_CB12_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C064 )

#define SMMU500_SMMU_CB12_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB12_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB12_FSYNR0
 */
#define SMMU500_SMMU_CB12_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X0001C068 )

#define SMMU500_SMMU_CB12_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB12_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB12_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB12_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB12_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB12_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB12_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB12_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB12_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB12_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB12_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB12_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB12_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB12_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB12_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB12_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB12_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB12_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB12_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB12_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB12_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB12_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB12_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB12_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB12_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB12_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB12_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB12_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB12_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C070 )

#define SMMU500_SMMU_CB12_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB12_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB12_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB12_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB12_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB12_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB12_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB12_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C074 )

#define SMMU500_SMMU_CB12_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB12_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB12_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C600 )

#define SMMU500_SMMU_CB12_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB12_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C604 )

#define SMMU500_SMMU_CB12_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB12_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB12_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB12_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB12_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB12_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C608 )

#define SMMU500_SMMU_CB12_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB12_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C60C )

#define SMMU500_SMMU_CB12_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB12_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB12_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB12_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB12_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_TLBIASID
 */
#define SMMU500_SMMU_CB12_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X0001C610 )

#define SMMU500_SMMU_CB12_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB12_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIALL
 */
#define SMMU500_SMMU_CB12_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X0001C618 )

#define SMMU500_SMMU_CB12_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB12_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C620 )

#define SMMU500_SMMU_CB12_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB12_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C624 )

#define SMMU500_SMMU_CB12_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB12_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB12_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB12_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB12_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB12_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C628 )

#define SMMU500_SMMU_CB12_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB12_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C62C )

#define SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB12_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C630 )

#define SMMU500_SMMU_CB12_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB12_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C634 )

#define SMMU500_SMMU_CB12_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB12_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB12_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB12_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X0001C638 )

#define SMMU500_SMMU_CB12_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001C63C )

#define SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB12_TLBSYNC
 */
#define SMMU500_SMMU_CB12_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X0001C7F0 )

#define SMMU500_SMMU_CB12_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_TLBSTATUS
 */
#define SMMU500_SMMU_CB12_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001C7F4 )

#define SMMU500_SMMU_CB12_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB12_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB12_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMEVCNTR0
 */
#define SMMU500_SMMU_CB12_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X0001CE00 )

#define SMMU500_SMMU_CB12_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_PMEVCNTR1
 */
#define SMMU500_SMMU_CB12_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X0001CE04 )

#define SMMU500_SMMU_CB12_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_PMEVCNTR2
 */
#define SMMU500_SMMU_CB12_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X0001CE08 )

#define SMMU500_SMMU_CB12_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_PMEVCNTR3
 */
#define SMMU500_SMMU_CB12_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X0001CE0C )

#define SMMU500_SMMU_CB12_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB12_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB12_PMEVTYPER0
 */
#define SMMU500_SMMU_CB12_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X0001CE80 )

#define SMMU500_SMMU_CB12_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB12_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB12_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB12_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB12_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB12_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB12_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB12_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB12_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB12_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_PMEVTYPER1
 */
#define SMMU500_SMMU_CB12_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X0001CE84 )

#define SMMU500_SMMU_CB12_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB12_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB12_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB12_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB12_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB12_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB12_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB12_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB12_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB12_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_PMEVTYPER2
 */
#define SMMU500_SMMU_CB12_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X0001CE88 )

#define SMMU500_SMMU_CB12_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB12_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB12_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB12_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB12_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB12_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB12_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB12_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB12_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB12_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_PMEVTYPER3
 */
#define SMMU500_SMMU_CB12_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X0001CE8C )

#define SMMU500_SMMU_CB12_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB12_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB12_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB12_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB12_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB12_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB12_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB12_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB12_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB12_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB12_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB12_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB12_PMCFGR
 */
#define SMMU500_SMMU_CB12_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X0001CF00 )

#define SMMU500_SMMU_CB12_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB12_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB12_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB12_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB12_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB12_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB12_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB12_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB12_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB12_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB12_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB12_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB12_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB12_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB12_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB12_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB12_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB12_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB12_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB12_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB12_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB12_PMCR
 */
#define SMMU500_SMMU_CB12_PMCR    ( ( SMMU500_BASEADDR ) + 0X0001CF04 )

#define SMMU500_SMMU_CB12_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB12_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB12_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB12_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB12_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB12_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB12_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB12_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB12_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB12_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB12_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMCEID
 */
#define SMMU500_SMMU_CB12_PMCEID    ( ( SMMU500_BASEADDR ) + 0X0001CF20 )

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB12_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMCNTENSE
 */
#define SMMU500_SMMU_CB12_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X0001CF40 )

#define SMMU500_SMMU_CB12_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB12_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB12_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB12_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB12_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB12_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB12_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMCNTENCLR
 */
#define SMMU500_SMMU_CB12_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001CF44 )

#define SMMU500_SMMU_CB12_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB12_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB12_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB12_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB12_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB12_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB12_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMCNTENSET
 */
#define SMMU500_SMMU_CB12_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X0001CF48 )

#define SMMU500_SMMU_CB12_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB12_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB12_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB12_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB12_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB12_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB12_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB12_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMINTENCLR
 */
#define SMMU500_SMMU_CB12_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001CF4C )

#define SMMU500_SMMU_CB12_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB12_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB12_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB12_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB12_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB12_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB12_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB12_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB12_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB12_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB12_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMOVSCLR
 */
#define SMMU500_SMMU_CB12_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X0001CF50 )

#define SMMU500_SMMU_CB12_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB12_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB12_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB12_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB12_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB12_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB12_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMOVSSET
 */
#define SMMU500_SMMU_CB12_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X0001CF58 )

#define SMMU500_SMMU_CB12_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB12_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB12_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB12_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB12_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB12_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB12_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB12_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB12_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB12_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001CFB8 )

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB12_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_SCTLR
 */
#define SMMU500_SMMU_CB13_SCTLR    ( ( SMMU500_BASEADDR ) + 0X0001D000 )

#define SMMU500_SMMU_CB13_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB13_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB13_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB13_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB13_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB13_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB13_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB13_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB13_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB13_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB13_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB13_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB13_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB13_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB13_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB13_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB13_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB13_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB13_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB13_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB13_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB13_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB13_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB13_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB13_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB13_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB13_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB13_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB13_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB13_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB13_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB13_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB13_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB13_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB13_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB13_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB13_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB13_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB13_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB13_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB13_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB13_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB13_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB13_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB13_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB13_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB13_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB13_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB13_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_ACTLR
 */
#define SMMU500_SMMU_CB13_ACTLR    ( ( SMMU500_BASEADDR ) + 0X0001D004 )

#define SMMU500_SMMU_CB13_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB13_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB13_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB13_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB13_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB13_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_RESUME
 */
#define SMMU500_SMMU_CB13_RESUME    ( ( SMMU500_BASEADDR ) + 0X0001D008 )

#define SMMU500_SMMU_CB13_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB13_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB13_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_TCR2
 */
#define SMMU500_SMMU_CB13_TCR2    ( ( SMMU500_BASEADDR ) + 0X0001D010 )

#define SMMU500_SMMU_CB13_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB13_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB13_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB13_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB13_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB13_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB13_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB13_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB13_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB13_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB13_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB13_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB13_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB13_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB13_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB13_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB13_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB13_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB13_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB13_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB13_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB13_TTBR0_LOW
 */
#define SMMU500_SMMU_CB13_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D020 )

#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB13_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D024 )

#define SMMU500_SMMU_CB13_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB13_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB13_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB13_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB13_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB13_TTBR1_LOW
 */
#define SMMU500_SMMU_CB13_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D028 )

#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB13_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D02C )

#define SMMU500_SMMU_CB13_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB13_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB13_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB13_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB13_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB13_TCR_LPAE
 */
#define SMMU500_SMMU_CB13_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X0001D030 )

#define SMMU500_SMMU_CB13_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB13_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB13_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB13_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB13_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB13_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB13_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB13_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB13_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB13_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB13_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB13_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB13_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB13_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB13_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB13_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB13_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB13_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB13_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB13_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB13_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB13_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB13_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB13_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB13_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB13_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB13_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB13_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB13_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB13_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB13_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB13_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB13_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB13_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB13_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB13_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB13_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB13_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB13_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB13_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB13_CONTEXTIDR
 */
#define SMMU500_SMMU_CB13_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X0001D034 )

#define SMMU500_SMMU_CB13_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB13_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB13_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB13_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB13_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB13_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB13_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB13_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X0001D038 )

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB13_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB13_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB13_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB13_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB13_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB13_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001D03C )

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB13_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB13_FSR
 */
#define SMMU500_SMMU_CB13_FSR    ( ( SMMU500_BASEADDR ) + 0X0001D058 )

#define SMMU500_SMMU_CB13_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB13_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB13_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB13_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB13_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB13_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB13_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB13_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB13_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB13_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB13_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB13_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB13_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB13_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB13_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB13_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB13_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB13_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB13_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB13_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB13_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB13_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB13_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB13_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB13_FSRRESTORE
 */
#define SMMU500_SMMU_CB13_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001D05C )

#define SMMU500_SMMU_CB13_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_FAR_LOW
 */
#define SMMU500_SMMU_CB13_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D060 )

#define SMMU500_SMMU_CB13_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_FAR_HIGH
 */
#define SMMU500_SMMU_CB13_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D064 )

#define SMMU500_SMMU_CB13_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB13_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB13_FSYNR0
 */
#define SMMU500_SMMU_CB13_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X0001D068 )

#define SMMU500_SMMU_CB13_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB13_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB13_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB13_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB13_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB13_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB13_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB13_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB13_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB13_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB13_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB13_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB13_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB13_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB13_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB13_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB13_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB13_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB13_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB13_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB13_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB13_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB13_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB13_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB13_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB13_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB13_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB13_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB13_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D070 )

#define SMMU500_SMMU_CB13_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB13_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB13_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB13_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB13_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB13_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB13_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB13_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D074 )

#define SMMU500_SMMU_CB13_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB13_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB13_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D600 )

#define SMMU500_SMMU_CB13_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB13_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D604 )

#define SMMU500_SMMU_CB13_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB13_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB13_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB13_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB13_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB13_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D608 )

#define SMMU500_SMMU_CB13_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB13_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D60C )

#define SMMU500_SMMU_CB13_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB13_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB13_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB13_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB13_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_TLBIASID
 */
#define SMMU500_SMMU_CB13_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X0001D610 )

#define SMMU500_SMMU_CB13_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB13_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIALL
 */
#define SMMU500_SMMU_CB13_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X0001D618 )

#define SMMU500_SMMU_CB13_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB13_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D620 )

#define SMMU500_SMMU_CB13_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB13_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D624 )

#define SMMU500_SMMU_CB13_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB13_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB13_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB13_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB13_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB13_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D628 )

#define SMMU500_SMMU_CB13_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB13_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D62C )

#define SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB13_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D630 )

#define SMMU500_SMMU_CB13_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB13_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D634 )

#define SMMU500_SMMU_CB13_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB13_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB13_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB13_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X0001D638 )

#define SMMU500_SMMU_CB13_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001D63C )

#define SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB13_TLBSYNC
 */
#define SMMU500_SMMU_CB13_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X0001D7F0 )

#define SMMU500_SMMU_CB13_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_TLBSTATUS
 */
#define SMMU500_SMMU_CB13_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001D7F4 )

#define SMMU500_SMMU_CB13_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB13_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB13_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMEVCNTR0
 */
#define SMMU500_SMMU_CB13_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X0001DE00 )

#define SMMU500_SMMU_CB13_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_PMEVCNTR1
 */
#define SMMU500_SMMU_CB13_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X0001DE04 )

#define SMMU500_SMMU_CB13_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_PMEVCNTR2
 */
#define SMMU500_SMMU_CB13_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X0001DE08 )

#define SMMU500_SMMU_CB13_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_PMEVCNTR3
 */
#define SMMU500_SMMU_CB13_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X0001DE0C )

#define SMMU500_SMMU_CB13_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB13_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB13_PMEVTYPER0
 */
#define SMMU500_SMMU_CB13_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X0001DE80 )

#define SMMU500_SMMU_CB13_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB13_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB13_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB13_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB13_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB13_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB13_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB13_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB13_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB13_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_PMEVTYPER1
 */
#define SMMU500_SMMU_CB13_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X0001DE84 )

#define SMMU500_SMMU_CB13_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB13_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB13_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB13_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB13_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB13_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB13_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB13_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB13_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB13_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_PMEVTYPER2
 */
#define SMMU500_SMMU_CB13_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X0001DE88 )

#define SMMU500_SMMU_CB13_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB13_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB13_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB13_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB13_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB13_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB13_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB13_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB13_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB13_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_PMEVTYPER3
 */
#define SMMU500_SMMU_CB13_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X0001DE8C )

#define SMMU500_SMMU_CB13_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB13_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB13_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB13_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB13_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB13_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB13_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB13_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB13_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB13_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB13_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB13_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB13_PMCFGR
 */
#define SMMU500_SMMU_CB13_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X0001DF00 )

#define SMMU500_SMMU_CB13_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB13_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB13_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB13_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB13_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB13_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB13_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB13_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB13_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB13_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB13_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB13_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB13_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB13_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB13_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB13_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB13_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB13_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB13_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB13_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB13_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB13_PMCR
 */
#define SMMU500_SMMU_CB13_PMCR    ( ( SMMU500_BASEADDR ) + 0X0001DF04 )

#define SMMU500_SMMU_CB13_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB13_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB13_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB13_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB13_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB13_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB13_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB13_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB13_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB13_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB13_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMCEID
 */
#define SMMU500_SMMU_CB13_PMCEID    ( ( SMMU500_BASEADDR ) + 0X0001DF20 )

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB13_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMCNTENSE
 */
#define SMMU500_SMMU_CB13_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X0001DF40 )

#define SMMU500_SMMU_CB13_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB13_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB13_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB13_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB13_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB13_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB13_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMCNTENCLR
 */
#define SMMU500_SMMU_CB13_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001DF44 )

#define SMMU500_SMMU_CB13_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB13_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB13_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB13_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB13_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB13_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB13_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMCNTENSET
 */
#define SMMU500_SMMU_CB13_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X0001DF48 )

#define SMMU500_SMMU_CB13_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB13_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB13_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB13_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB13_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB13_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB13_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB13_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMINTENCLR
 */
#define SMMU500_SMMU_CB13_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001DF4C )

#define SMMU500_SMMU_CB13_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB13_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB13_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB13_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB13_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB13_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB13_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB13_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB13_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB13_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB13_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMOVSCLR
 */
#define SMMU500_SMMU_CB13_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X0001DF50 )

#define SMMU500_SMMU_CB13_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB13_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB13_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB13_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB13_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB13_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB13_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMOVSSET
 */
#define SMMU500_SMMU_CB13_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X0001DF58 )

#define SMMU500_SMMU_CB13_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB13_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB13_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB13_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB13_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB13_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB13_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB13_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB13_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB13_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001DFB8 )

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB13_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_SCTLR
 */
#define SMMU500_SMMU_CB14_SCTLR    ( ( SMMU500_BASEADDR ) + 0X0001E000 )

#define SMMU500_SMMU_CB14_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB14_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB14_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB14_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB14_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB14_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB14_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB14_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB14_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB14_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB14_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB14_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB14_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB14_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB14_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB14_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB14_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB14_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB14_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB14_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB14_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB14_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB14_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB14_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB14_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB14_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB14_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB14_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB14_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB14_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB14_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB14_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB14_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB14_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB14_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB14_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB14_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB14_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB14_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB14_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB14_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB14_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB14_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB14_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB14_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB14_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB14_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB14_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB14_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_ACTLR
 */
#define SMMU500_SMMU_CB14_ACTLR    ( ( SMMU500_BASEADDR ) + 0X0001E004 )

#define SMMU500_SMMU_CB14_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB14_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB14_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB14_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB14_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB14_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_RESUME
 */
#define SMMU500_SMMU_CB14_RESUME    ( ( SMMU500_BASEADDR ) + 0X0001E008 )

#define SMMU500_SMMU_CB14_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB14_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB14_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_TCR2
 */
#define SMMU500_SMMU_CB14_TCR2    ( ( SMMU500_BASEADDR ) + 0X0001E010 )

#define SMMU500_SMMU_CB14_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB14_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB14_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB14_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB14_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB14_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB14_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB14_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB14_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB14_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB14_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB14_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB14_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB14_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB14_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB14_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB14_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB14_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB14_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB14_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB14_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB14_TTBR0_LOW
 */
#define SMMU500_SMMU_CB14_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E020 )

#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB14_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E024 )

#define SMMU500_SMMU_CB14_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB14_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB14_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB14_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB14_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB14_TTBR1_LOW
 */
#define SMMU500_SMMU_CB14_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E028 )

#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB14_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E02C )

#define SMMU500_SMMU_CB14_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB14_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB14_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB14_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB14_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB14_TCR_LPAE
 */
#define SMMU500_SMMU_CB14_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X0001E030 )

#define SMMU500_SMMU_CB14_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB14_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB14_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB14_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB14_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB14_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB14_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB14_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB14_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB14_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB14_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB14_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB14_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB14_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB14_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB14_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB14_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB14_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB14_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB14_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB14_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB14_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB14_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB14_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB14_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB14_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB14_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB14_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB14_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB14_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB14_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB14_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB14_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB14_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB14_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB14_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB14_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB14_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB14_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB14_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB14_CONTEXTIDR
 */
#define SMMU500_SMMU_CB14_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X0001E034 )

#define SMMU500_SMMU_CB14_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB14_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB14_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB14_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB14_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB14_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB14_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB14_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X0001E038 )

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB14_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB14_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB14_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB14_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB14_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB14_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001E03C )

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB14_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB14_FSR
 */
#define SMMU500_SMMU_CB14_FSR    ( ( SMMU500_BASEADDR ) + 0X0001E058 )

#define SMMU500_SMMU_CB14_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB14_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB14_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB14_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB14_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB14_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB14_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB14_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB14_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB14_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB14_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB14_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB14_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB14_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB14_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB14_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB14_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB14_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB14_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB14_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB14_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB14_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB14_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB14_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB14_FSRRESTORE
 */
#define SMMU500_SMMU_CB14_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001E05C )

#define SMMU500_SMMU_CB14_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_FAR_LOW
 */
#define SMMU500_SMMU_CB14_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E060 )

#define SMMU500_SMMU_CB14_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_FAR_HIGH
 */
#define SMMU500_SMMU_CB14_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E064 )

#define SMMU500_SMMU_CB14_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB14_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB14_FSYNR0
 */
#define SMMU500_SMMU_CB14_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X0001E068 )

#define SMMU500_SMMU_CB14_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB14_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB14_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB14_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB14_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB14_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB14_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB14_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB14_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB14_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB14_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB14_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB14_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB14_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB14_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB14_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB14_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB14_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB14_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB14_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB14_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB14_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB14_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB14_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB14_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB14_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB14_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB14_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB14_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E070 )

#define SMMU500_SMMU_CB14_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB14_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB14_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB14_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB14_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB14_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB14_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB14_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E074 )

#define SMMU500_SMMU_CB14_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB14_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB14_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E600 )

#define SMMU500_SMMU_CB14_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB14_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E604 )

#define SMMU500_SMMU_CB14_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB14_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB14_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB14_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB14_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB14_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E608 )

#define SMMU500_SMMU_CB14_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB14_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E60C )

#define SMMU500_SMMU_CB14_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB14_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB14_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB14_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB14_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_TLBIASID
 */
#define SMMU500_SMMU_CB14_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X0001E610 )

#define SMMU500_SMMU_CB14_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB14_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIALL
 */
#define SMMU500_SMMU_CB14_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X0001E618 )

#define SMMU500_SMMU_CB14_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB14_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E620 )

#define SMMU500_SMMU_CB14_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB14_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E624 )

#define SMMU500_SMMU_CB14_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB14_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB14_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB14_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB14_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB14_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E628 )

#define SMMU500_SMMU_CB14_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB14_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E62C )

#define SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB14_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E630 )

#define SMMU500_SMMU_CB14_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB14_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E634 )

#define SMMU500_SMMU_CB14_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB14_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB14_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB14_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X0001E638 )

#define SMMU500_SMMU_CB14_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001E63C )

#define SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB14_TLBSYNC
 */
#define SMMU500_SMMU_CB14_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X0001E7F0 )

#define SMMU500_SMMU_CB14_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_TLBSTATUS
 */
#define SMMU500_SMMU_CB14_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001E7F4 )

#define SMMU500_SMMU_CB14_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB14_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB14_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMEVCNTR0
 */
#define SMMU500_SMMU_CB14_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X0001EE00 )

#define SMMU500_SMMU_CB14_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_PMEVCNTR1
 */
#define SMMU500_SMMU_CB14_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X0001EE04 )

#define SMMU500_SMMU_CB14_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_PMEVCNTR2
 */
#define SMMU500_SMMU_CB14_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X0001EE08 )

#define SMMU500_SMMU_CB14_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_PMEVCNTR3
 */
#define SMMU500_SMMU_CB14_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X0001EE0C )

#define SMMU500_SMMU_CB14_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB14_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB14_PMEVTYPER0
 */
#define SMMU500_SMMU_CB14_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X0001EE80 )

#define SMMU500_SMMU_CB14_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB14_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB14_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB14_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB14_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB14_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB14_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB14_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB14_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB14_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_PMEVTYPER1
 */
#define SMMU500_SMMU_CB14_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X0001EE84 )

#define SMMU500_SMMU_CB14_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB14_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB14_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB14_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB14_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB14_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB14_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB14_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB14_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB14_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_PMEVTYPER2
 */
#define SMMU500_SMMU_CB14_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X0001EE88 )

#define SMMU500_SMMU_CB14_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB14_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB14_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB14_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB14_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB14_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB14_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB14_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB14_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB14_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_PMEVTYPER3
 */
#define SMMU500_SMMU_CB14_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X0001EE8C )

#define SMMU500_SMMU_CB14_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB14_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB14_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB14_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB14_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB14_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB14_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB14_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB14_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB14_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB14_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB14_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB14_PMCFGR
 */
#define SMMU500_SMMU_CB14_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X0001EF00 )

#define SMMU500_SMMU_CB14_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB14_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB14_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB14_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB14_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB14_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB14_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB14_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB14_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB14_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB14_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB14_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB14_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB14_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB14_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB14_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB14_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB14_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB14_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB14_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB14_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB14_PMCR
 */
#define SMMU500_SMMU_CB14_PMCR    ( ( SMMU500_BASEADDR ) + 0X0001EF04 )

#define SMMU500_SMMU_CB14_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB14_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB14_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB14_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB14_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB14_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB14_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB14_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB14_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB14_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB14_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMCEID
 */
#define SMMU500_SMMU_CB14_PMCEID    ( ( SMMU500_BASEADDR ) + 0X0001EF20 )

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB14_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMCNTENSE
 */
#define SMMU500_SMMU_CB14_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X0001EF40 )

#define SMMU500_SMMU_CB14_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB14_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB14_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB14_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB14_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB14_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB14_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMCNTENCLR
 */
#define SMMU500_SMMU_CB14_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001EF44 )

#define SMMU500_SMMU_CB14_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB14_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB14_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB14_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB14_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB14_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB14_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMCNTENSET
 */
#define SMMU500_SMMU_CB14_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X0001EF48 )

#define SMMU500_SMMU_CB14_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB14_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB14_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB14_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB14_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB14_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB14_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB14_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMINTENCLR
 */
#define SMMU500_SMMU_CB14_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001EF4C )

#define SMMU500_SMMU_CB14_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB14_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB14_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB14_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB14_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB14_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB14_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB14_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB14_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB14_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB14_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMOVSCLR
 */
#define SMMU500_SMMU_CB14_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X0001EF50 )

#define SMMU500_SMMU_CB14_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB14_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB14_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB14_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB14_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB14_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB14_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMOVSSET
 */
#define SMMU500_SMMU_CB14_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X0001EF58 )

#define SMMU500_SMMU_CB14_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB14_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB14_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB14_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB14_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB14_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB14_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB14_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB14_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB14_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001EFB8 )

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB14_PMAUTHSTATUS_NSE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_SCTLR
 */
#define SMMU500_SMMU_CB15_SCTLR    ( ( SMMU500_BASEADDR ) + 0X0001F000 )

#define SMMU500_SMMU_CB15_SCTLR_NSCFG_SHIFT   28
#define SMMU500_SMMU_CB15_SCTLR_NSCFG_WIDTH   2
#define SMMU500_SMMU_CB15_SCTLR_NSCFG_MASK    0X30000000

#define SMMU500_SMMU_CB15_SCTLR_WACFG_SHIFT   26
#define SMMU500_SMMU_CB15_SCTLR_WACFG_WIDTH   2
#define SMMU500_SMMU_CB15_SCTLR_WACFG_MASK    0X0C000000

#define SMMU500_SMMU_CB15_SCTLR_RACFG_SHIFT   24
#define SMMU500_SMMU_CB15_SCTLR_RACFG_WIDTH   2
#define SMMU500_SMMU_CB15_SCTLR_RACFG_MASK    0X03000000

#define SMMU500_SMMU_CB15_SCTLR_SHCFG_SHIFT   22
#define SMMU500_SMMU_CB15_SCTLR_SHCFG_WIDTH   2
#define SMMU500_SMMU_CB15_SCTLR_SHCFG_MASK    0X00C00000

#define SMMU500_SMMU_CB15_SCTLR_FB_SHIFT   21
#define SMMU500_SMMU_CB15_SCTLR_FB_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_FB_MASK    0X00200000

#define SMMU500_SMMU_CB15_SCTLR_MTCFG_SHIFT   20
#define SMMU500_SMMU_CB15_SCTLR_MTCFG_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_MTCFG_MASK    0X00100000

#define SMMU500_SMMU_CB15_SCTLR_MEMATTR_SHIFT   16
#define SMMU500_SMMU_CB15_SCTLR_MEMATTR_WIDTH   4
#define SMMU500_SMMU_CB15_SCTLR_MEMATTR_MASK    0X000F0000

#define SMMU500_SMMU_CB15_SCTLR_TRANSIENTCFG_SHIFT   14
#define SMMU500_SMMU_CB15_SCTLR_TRANSIENTCFG_WIDTH   2
#define SMMU500_SMMU_CB15_SCTLR_TRANSIENTCFG_MASK    0X0000C000

#define SMMU500_SMMU_CB15_SCTLR_PTW_SHIFT   13
#define SMMU500_SMMU_CB15_SCTLR_PTW_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_PTW_MASK    0X00002000

#define SMMU500_SMMU_CB15_SCTLR_ASIDPNE_SHIFT   12
#define SMMU500_SMMU_CB15_SCTLR_ASIDPNE_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_ASIDPNE_MASK    0X00001000

#define SMMU500_SMMU_CB15_SCTLR_UWXN_SHIFT   10
#define SMMU500_SMMU_CB15_SCTLR_UWXN_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_UWXN_MASK    0X00000400

#define SMMU500_SMMU_CB15_SCTLR_WXN_SHIFT   9
#define SMMU500_SMMU_CB15_SCTLR_WXN_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_WXN_MASK    0X00000200

#define SMMU500_SMMU_CB15_SCTLR_HUPCF_SHIFT   8
#define SMMU500_SMMU_CB15_SCTLR_HUPCF_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_HUPCF_MASK    0X00000100

#define SMMU500_SMMU_CB15_SCTLR_CFCFG_SHIFT   7
#define SMMU500_SMMU_CB15_SCTLR_CFCFG_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_CFCFG_MASK    0X00000080

#define SMMU500_SMMU_CB15_SCTLR_CFIE_SHIFT   6
#define SMMU500_SMMU_CB15_SCTLR_CFIE_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_CFIE_MASK    0X00000040

#define SMMU500_SMMU_CB15_SCTLR_CFRE_SHIFT   5
#define SMMU500_SMMU_CB15_SCTLR_CFRE_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_CFRE_MASK    0X00000020

#define SMMU500_SMMU_CB15_SCTLR_E_SHIFT   4
#define SMMU500_SMMU_CB15_SCTLR_E_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_E_MASK    0X00000010

#define SMMU500_SMMU_CB15_SCTLR_AFFD_SHIFT   3
#define SMMU500_SMMU_CB15_SCTLR_AFFD_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_AFFD_MASK    0X00000008

#define SMMU500_SMMU_CB15_SCTLR_AFE_SHIFT   2
#define SMMU500_SMMU_CB15_SCTLR_AFE_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_AFE_MASK    0X00000004

#define SMMU500_SMMU_CB15_SCTLR_TRE_SHIFT   1
#define SMMU500_SMMU_CB15_SCTLR_TRE_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_TRE_MASK    0X00000002

#define SMMU500_SMMU_CB15_SCTLR_M_SHIFT   0
#define SMMU500_SMMU_CB15_SCTLR_M_WIDTH   1
#define SMMU500_SMMU_CB15_SCTLR_M_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_ACTLR
 */
#define SMMU500_SMMU_CB15_ACTLR    ( ( SMMU500_BASEADDR ) + 0X0001F004 )

#define SMMU500_SMMU_CB15_ACTLR_CPRE_SHIFT   1
#define SMMU500_SMMU_CB15_ACTLR_CPRE_WIDTH   1
#define SMMU500_SMMU_CB15_ACTLR_CPRE_MASK    0X00000002

#define SMMU500_SMMU_CB15_ACTLR_CMTLB_SHIFT   0
#define SMMU500_SMMU_CB15_ACTLR_CMTLB_WIDTH   1
#define SMMU500_SMMU_CB15_ACTLR_CMTLB_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_RESUME
 */
#define SMMU500_SMMU_CB15_RESUME    ( ( SMMU500_BASEADDR ) + 0X0001F008 )

#define SMMU500_SMMU_CB15_RESUME_TNR_SHIFT   0
#define SMMU500_SMMU_CB15_RESUME_TNR_WIDTH   1
#define SMMU500_SMMU_CB15_RESUME_TNR_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_TCR2
 */
#define SMMU500_SMMU_CB15_TCR2    ( ( SMMU500_BASEADDR ) + 0X0001F010 )

#define SMMU500_SMMU_CB15_TCR2_NSCFG1_SHIFT   30
#define SMMU500_SMMU_CB15_TCR2_NSCFG1_WIDTH   1
#define SMMU500_SMMU_CB15_TCR2_NSCFG1_MASK    0X40000000

#define SMMU500_SMMU_CB15_TCR2_SEP_SHIFT   15
#define SMMU500_SMMU_CB15_TCR2_SEP_WIDTH   3
#define SMMU500_SMMU_CB15_TCR2_SEP_MASK    0X00038000

#define SMMU500_SMMU_CB15_TCR2_NSCFG0_SHIFT   14
#define SMMU500_SMMU_CB15_TCR2_NSCFG0_WIDTH   1
#define SMMU500_SMMU_CB15_TCR2_NSCFG0_MASK    0X00004000

#define SMMU500_SMMU_CB15_TCR2_TBI1_SHIFT   6
#define SMMU500_SMMU_CB15_TCR2_TBI1_WIDTH   1
#define SMMU500_SMMU_CB15_TCR2_TBI1_MASK    0X00000040

#define SMMU500_SMMU_CB15_TCR2_TBI0_SHIFT   5
#define SMMU500_SMMU_CB15_TCR2_TBI0_WIDTH   1
#define SMMU500_SMMU_CB15_TCR2_TBI0_MASK    0X00000020

#define SMMU500_SMMU_CB15_TCR2_AS_SHIFT   4
#define SMMU500_SMMU_CB15_TCR2_AS_WIDTH   1
#define SMMU500_SMMU_CB15_TCR2_AS_MASK    0X00000010

#define SMMU500_SMMU_CB15_TCR2_PASIZE_SHIFT   0
#define SMMU500_SMMU_CB15_TCR2_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB15_TCR2_PASIZE_MASK    0X00000007

/**
 * Register: SMMU500_SMMU_CB15_TTBR0_LOW
 */
#define SMMU500_SMMU_CB15_TTBR0_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F020 )

#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_TTBR0_HIGH
 */
#define SMMU500_SMMU_CB15_TTBR0_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F024 )

#define SMMU500_SMMU_CB15_TTBR0_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB15_TTBR0_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB15_TTBR0_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB15_TTBR0_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TTBR0_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB15_TTBR0_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB15_TTBR1_LOW
 */
#define SMMU500_SMMU_CB15_TTBR1_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F028 )

#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_31_7_SHIFT   7
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_31_7_WIDTH   25
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_31_7_MASK    0XFFFFFF80

#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT   6
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_6_IRGN0_MASK    0X00000040

#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_5_NOS_SHIFT   5
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_5_NOS_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_5_NOS_MASK    0X00000020

#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT   3
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH   2
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_4_3_RGN_MASK    0X00000018

#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_2_SHIFT   2
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_2_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_2_MASK    0X00000004

#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_1_S_SHIFT   1
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_1_S_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_1_S_MASK    0X00000002

#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT   0
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH   1
#define SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_0_IRGN1_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_TTBR1_HIGH
 */
#define SMMU500_SMMU_CB15_TTBR1_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F02C )

#define SMMU500_SMMU_CB15_TTBR1_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB15_TTBR1_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB15_TTBR1_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB15_TTBR1_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TTBR1_HIGH_ADDRESS_WIDTH   16
#define SMMU500_SMMU_CB15_TTBR1_HIGH_ADDRESS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB15_TCR_LPAE
 */
#define SMMU500_SMMU_CB15_TCR_LPAE    ( ( SMMU500_BASEADDR ) + 0X0001F030 )

#define SMMU500_SMMU_CB15_TCR_LPAE_EAE_SHIFT   31
#define SMMU500_SMMU_CB15_TCR_LPAE_EAE_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_EAE_MASK    0X80000000

#define SMMU500_SMMU_CB15_TCR_LPAE_NSCFG1_TG1_SHIFT   30
#define SMMU500_SMMU_CB15_TCR_LPAE_NSCFG1_TG1_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_NSCFG1_TG1_MASK    0X40000000

#define SMMU500_SMMU_CB15_TCR_LPAE_SH1_SHIFT   28
#define SMMU500_SMMU_CB15_TCR_LPAE_SH1_WIDTH   2
#define SMMU500_SMMU_CB15_TCR_LPAE_SH1_MASK    0X30000000

#define SMMU500_SMMU_CB15_TCR_LPAE_ORGN1_SHIFT   26
#define SMMU500_SMMU_CB15_TCR_LPAE_ORGN1_WIDTH   2
#define SMMU500_SMMU_CB15_TCR_LPAE_ORGN1_MASK    0X0C000000

#define SMMU500_SMMU_CB15_TCR_LPAE_IRGN1_SHIFT   24
#define SMMU500_SMMU_CB15_TCR_LPAE_IRGN1_WIDTH   2
#define SMMU500_SMMU_CB15_TCR_LPAE_IRGN1_MASK    0X03000000

#define SMMU500_SMMU_CB15_TCR_LPAE_EPD1_SHIFT   23
#define SMMU500_SMMU_CB15_TCR_LPAE_EPD1_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_EPD1_MASK    0X00800000

#define SMMU500_SMMU_CB15_TCR_LPAE_A1_SHIFT   22
#define SMMU500_SMMU_CB15_TCR_LPAE_A1_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_A1_MASK    0X00400000

#define SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_5_3_SHIFT   19
#define SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_5_3_WIDTH   3
#define SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_5_3_MASK    0X00380000

#define SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT   16
#define SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH   3
#define SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_2_0_PASIZE_MASK    0X00070000

#define SMMU500_SMMU_CB15_TCR_LPAE_NSCFG0_TG0_SHIFT   14
#define SMMU500_SMMU_CB15_TCR_LPAE_NSCFG0_TG0_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_NSCFG0_TG0_MASK    0X00004000

#define SMMU500_SMMU_CB15_TCR_LPAE_SH0_SHIFT   12
#define SMMU500_SMMU_CB15_TCR_LPAE_SH0_WIDTH   2
#define SMMU500_SMMU_CB15_TCR_LPAE_SH0_MASK    0X00003000

#define SMMU500_SMMU_CB15_TCR_LPAE_ORGN0_SHIFT   10
#define SMMU500_SMMU_CB15_TCR_LPAE_ORGN0_WIDTH   2
#define SMMU500_SMMU_CB15_TCR_LPAE_ORGN0_MASK    0X00000C00

#define SMMU500_SMMU_CB15_TCR_LPAE_IRGN0_SHIFT   8
#define SMMU500_SMMU_CB15_TCR_LPAE_IRGN0_WIDTH   2
#define SMMU500_SMMU_CB15_TCR_LPAE_IRGN0_MASK    0X00000300

#define SMMU500_SMMU_CB15_TCR_LPAE_SL0_1_EPD0_SHIFT   7
#define SMMU500_SMMU_CB15_TCR_LPAE_SL0_1_EPD0_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_SL0_1_EPD0_MASK    0X00000080

#define SMMU500_SMMU_CB15_TCR_LPAE_SL0_0_SHIFT   6
#define SMMU500_SMMU_CB15_TCR_LPAE_SL0_0_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_SL0_0_MASK    0X00000040

#define SMMU500_SMMU_CB15_TCR_LPAE_PD1_T0SZ_5_SHIFT   5
#define SMMU500_SMMU_CB15_TCR_LPAE_PD1_T0SZ_5_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_PD1_T0SZ_5_MASK    0X00000020

#define SMMU500_SMMU_CB15_TCR_LPAE_S_PD0_T0SZ_4_SHIFT   4
#define SMMU500_SMMU_CB15_TCR_LPAE_S_PD0_T0SZ_4_WIDTH   1
#define SMMU500_SMMU_CB15_TCR_LPAE_S_PD0_T0SZ_4_MASK    0X00000010

#define SMMU500_SMMU_CB15_TCR_LPAE_T0SZ_3_0_SHIFT   0
#define SMMU500_SMMU_CB15_TCR_LPAE_T0SZ_3_0_WIDTH   4
#define SMMU500_SMMU_CB15_TCR_LPAE_T0SZ_3_0_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB15_CONTEXTIDR
 */
#define SMMU500_SMMU_CB15_CONTEXTIDR    ( ( SMMU500_BASEADDR ) + 0X0001F034 )

#define SMMU500_SMMU_CB15_CONTEXTIDR_PROCID_SHIFT   8
#define SMMU500_SMMU_CB15_CONTEXTIDR_PROCID_WIDTH   24
#define SMMU500_SMMU_CB15_CONTEXTIDR_PROCID_MASK    0XFFFFFF00

#define SMMU500_SMMU_CB15_CONTEXTIDR_ASID_SHIFT   0
#define SMMU500_SMMU_CB15_CONTEXTIDR_ASID_WIDTH   8
#define SMMU500_SMMU_CB15_CONTEXTIDR_ASID_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB15_PRRR_MAIR0
 */
#define SMMU500_SMMU_CB15_PRRR_MAIR0    ( ( SMMU500_BASEADDR ) + 0X0001F038 )

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS7_SHIFT   31
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS7_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS7_MASK    0X80000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS6_SHIFT   30
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS6_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS6_MASK    0X40000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS5_SHIFT   29
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS5_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS5_MASK    0X20000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS4_SHIFT   28
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS4_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS4_MASK    0X10000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS3_SHIFT   27
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS3_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS3_MASK    0X08000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS2_SHIFT   26
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS2_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS2_MASK    0X04000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS1_SHIFT   25
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS1_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS1_MASK    0X02000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS0_SHIFT   24
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS0_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NOS0_MASK    0X01000000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NS1_SHIFT   19
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NS1_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NS1_MASK    0X00080000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_NS0_SHIFT   18
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NS0_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_NS0_MASK    0X00040000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_DS1_SHIFT   17
#define SMMU500_SMMU_CB15_PRRR_MAIR0_DS1_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_DS1_MASK    0X00020000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_DS0_SHIFT   16
#define SMMU500_SMMU_CB15_PRRR_MAIR0_DS0_WIDTH   1
#define SMMU500_SMMU_CB15_PRRR_MAIR0_DS0_MASK    0X00010000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR7_SHIFT   14
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR7_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR7_MASK    0X0000C000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR6_SHIFT   12
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR6_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR6_MASK    0X00003000

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR5_SHIFT   10
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR5_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR5_MASK    0X00000C00

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR4_SHIFT   8
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR4_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR4_MASK    0X00000300

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR3_SHIFT   6
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR3_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR3_MASK    0X000000C0

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR2_SHIFT   4
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR2_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR2_MASK    0X00000030

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR1_SHIFT   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR1_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR1_MASK    0X0000000C

#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR0_SHIFT   0
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR0_WIDTH   2
#define SMMU500_SMMU_CB15_PRRR_MAIR0_TR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB15_NMRR_MAIR1
 */
#define SMMU500_SMMU_CB15_NMRR_MAIR1    ( ( SMMU500_BASEADDR ) + 0X0001F03C )

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR7_SHIFT   30
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR7_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR7_MASK    0XC0000000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR6_SHIFT   28
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR6_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR6_MASK    0X30000000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR5_SHIFT   26
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR5_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR5_MASK    0X0C000000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR4_SHIFT   24
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR4_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR4_MASK    0X03000000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR3_SHIFT   22
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR3_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR3_MASK    0X00C00000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR2_SHIFT   20
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR2_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR2_MASK    0X00300000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR1_SHIFT   18
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR1_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR1_MASK    0X000C0000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR0_SHIFT   16
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR0_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_OR0_MASK    0X00030000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR7_SHIFT   14
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR7_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR7_MASK    0X0000C000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR6_SHIFT   12
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR6_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR6_MASK    0X00003000

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR5_SHIFT   10
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR5_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR5_MASK    0X00000C00

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR4_SHIFT   8
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR4_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR4_MASK    0X00000300

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR3_SHIFT   6
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR3_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR3_MASK    0X000000C0

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR2_SHIFT   4
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR2_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR2_MASK    0X00000030

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR1_SHIFT   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR1_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR1_MASK    0X0000000C

#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR0_SHIFT   0
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR0_WIDTH   2
#define SMMU500_SMMU_CB15_NMRR_MAIR1_IR0_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB15_FSR
 */
#define SMMU500_SMMU_CB15_FSR    ( ( SMMU500_BASEADDR ) + 0X0001F058 )

#define SMMU500_SMMU_CB15_FSR_MULTI_SHIFT   31
#define SMMU500_SMMU_CB15_FSR_MULTI_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_MULTI_MASK    0X80000000

#define SMMU500_SMMU_CB15_FSR_SS_SHIFT   30
#define SMMU500_SMMU_CB15_FSR_SS_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_SS_MASK    0X40000000

#define SMMU500_SMMU_CB15_FSR_FORMAT_SHIFT   9
#define SMMU500_SMMU_CB15_FSR_FORMAT_WIDTH   2
#define SMMU500_SMMU_CB15_FSR_FORMAT_MASK    0X00000600

#define SMMU500_SMMU_CB15_FSR_UUT_SHIFT   8
#define SMMU500_SMMU_CB15_FSR_UUT_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_UUT_MASK    0X00000100

#define SMMU500_SMMU_CB15_FSR_ASF_SHIFT   7
#define SMMU500_SMMU_CB15_FSR_ASF_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_ASF_MASK    0X00000080

#define SMMU500_SMMU_CB15_FSR_TLBLKF_SHIFT   6
#define SMMU500_SMMU_CB15_FSR_TLBLKF_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_TLBLKF_MASK    0X00000040

#define SMMU500_SMMU_CB15_FSR_TLBMCF_SHIFT   5
#define SMMU500_SMMU_CB15_FSR_TLBMCF_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_TLBMCF_MASK    0X00000020

#define SMMU500_SMMU_CB15_FSR_EF_SHIFT   4
#define SMMU500_SMMU_CB15_FSR_EF_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_EF_MASK    0X00000010

#define SMMU500_SMMU_CB15_FSR_PF_SHIFT   3
#define SMMU500_SMMU_CB15_FSR_PF_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_PF_MASK    0X00000008

#define SMMU500_SMMU_CB15_FSR_AFF_SHIFT   2
#define SMMU500_SMMU_CB15_FSR_AFF_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_AFF_MASK    0X00000004

#define SMMU500_SMMU_CB15_FSR_TF_SHIFT   1
#define SMMU500_SMMU_CB15_FSR_TF_WIDTH   1
#define SMMU500_SMMU_CB15_FSR_TF_MASK    0X00000002

/**
 * Register: SMMU500_SMMU_CB15_FSRRESTORE
 */
#define SMMU500_SMMU_CB15_FSRRESTORE    ( ( SMMU500_BASEADDR ) + 0X0001F05C )

#define SMMU500_SMMU_CB15_FSRRESTORE_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_FSRRESTORE_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_FSRRESTORE_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_FAR_LOW
 */
#define SMMU500_SMMU_CB15_FAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F060 )

#define SMMU500_SMMU_CB15_FAR_LOW_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_FAR_LOW_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_FAR_LOW_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_FAR_HIGH
 */
#define SMMU500_SMMU_CB15_FAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F064 )

#define SMMU500_SMMU_CB15_FAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_FAR_HIGH_BITS_WIDTH   17
#define SMMU500_SMMU_CB15_FAR_HIGH_BITS_MASK    0X0001FFFF

/**
 * Register: SMMU500_SMMU_CB15_FSYNR0
 */
#define SMMU500_SMMU_CB15_FSYNR0    ( ( SMMU500_BASEADDR ) + 0X0001F068 )

#define SMMU500_SMMU_CB15_FSYNR0_S1CBNDX_SHIFT   16
#define SMMU500_SMMU_CB15_FSYNR0_S1CBNDX_WIDTH   4
#define SMMU500_SMMU_CB15_FSYNR0_S1CBNDX_MASK    0X000F0000

#define SMMU500_SMMU_CB15_FSYNR0_AFR_SHIFT   11
#define SMMU500_SMMU_CB15_FSYNR0_AFR_WIDTH   1
#define SMMU500_SMMU_CB15_FSYNR0_AFR_MASK    0X00000800

#define SMMU500_SMMU_CB15_FSYNR0_PTWF_SHIFT   10
#define SMMU500_SMMU_CB15_FSYNR0_PTWF_WIDTH   1
#define SMMU500_SMMU_CB15_FSYNR0_PTWF_MASK    0X00000400

#define SMMU500_SMMU_CB15_FSYNR0_ATOF_SHIFT   9
#define SMMU500_SMMU_CB15_FSYNR0_ATOF_WIDTH   1
#define SMMU500_SMMU_CB15_FSYNR0_ATOF_MASK    0X00000200

#define SMMU500_SMMU_CB15_FSYNR0_NSATTR_SHIFT   8
#define SMMU500_SMMU_CB15_FSYNR0_NSATTR_WIDTH   1
#define SMMU500_SMMU_CB15_FSYNR0_NSATTR_MASK    0X00000100

#define SMMU500_SMMU_CB15_FSYNR0_IND_SHIFT   6
#define SMMU500_SMMU_CB15_FSYNR0_IND_WIDTH   1
#define SMMU500_SMMU_CB15_FSYNR0_IND_MASK    0X00000040

#define SMMU500_SMMU_CB15_FSYNR0_PNU_SHIFT   5
#define SMMU500_SMMU_CB15_FSYNR0_PNU_WIDTH   1
#define SMMU500_SMMU_CB15_FSYNR0_PNU_MASK    0X00000020

#define SMMU500_SMMU_CB15_FSYNR0_WNR_SHIFT   4
#define SMMU500_SMMU_CB15_FSYNR0_WNR_WIDTH   1
#define SMMU500_SMMU_CB15_FSYNR0_WNR_MASK    0X00000010

#define SMMU500_SMMU_CB15_FSYNR0_PLVL_SHIFT   0
#define SMMU500_SMMU_CB15_FSYNR0_PLVL_WIDTH   2
#define SMMU500_SMMU_CB15_FSYNR0_PLVL_MASK    0X00000003

/**
 * Register: SMMU500_SMMU_CB15_IPAFAR_LOW
 */
#define SMMU500_SMMU_CB15_IPAFAR_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F070 )

#define SMMU500_SMMU_CB15_IPAFAR_LOW_IPAFAR_L_SHIFT   12
#define SMMU500_SMMU_CB15_IPAFAR_LOW_IPAFAR_L_WIDTH   20
#define SMMU500_SMMU_CB15_IPAFAR_LOW_IPAFAR_L_MASK    0XFFFFF000

#define SMMU500_SMMU_CB15_IPAFAR_LOW_FAR_RO_SHIFT   0
#define SMMU500_SMMU_CB15_IPAFAR_LOW_FAR_RO_WIDTH   12
#define SMMU500_SMMU_CB15_IPAFAR_LOW_FAR_RO_MASK    0X00000FFF

/**
 * Register: SMMU500_SMMU_CB15_IPAFAR_HIGH
 */
#define SMMU500_SMMU_CB15_IPAFAR_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F074 )

#define SMMU500_SMMU_CB15_IPAFAR_HIGH_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_IPAFAR_HIGH_BITS_WIDTH   16
#define SMMU500_SMMU_CB15_IPAFAR_HIGH_BITS_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIVA_LOW
 */
#define SMMU500_SMMU_CB15_TLBIVA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F600 )

#define SMMU500_SMMU_CB15_TLBIVA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBIVA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIVA_HIGH
 */
#define SMMU500_SMMU_CB15_TLBIVA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F604 )

#define SMMU500_SMMU_CB15_TLBIVA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB15_TLBIVA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB15_TLBIVA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB15_TLBIVA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB15_TLBIVA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_TLBIVAA_LOW
 */
#define SMMU500_SMMU_CB15_TLBIVAA_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F608 )

#define SMMU500_SMMU_CB15_TLBIVAA_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVAA_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBIVAA_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIVAA_HIGH
 */
#define SMMU500_SMMU_CB15_TLBIVAA_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F60C )

#define SMMU500_SMMU_CB15_TLBIVAA_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB15_TLBIVAA_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB15_TLBIVAA_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB15_TLBIVAA_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVAA_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB15_TLBIVAA_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_TLBIASID
 */
#define SMMU500_SMMU_CB15_TLBIASID    ( ( SMMU500_BASEADDR ) + 0X0001F610 )

#define SMMU500_SMMU_CB15_TLBIASID_ASID_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIASID_ASID_WIDTH   16
#define SMMU500_SMMU_CB15_TLBIASID_ASID_MASK    0X0000FFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIALL
 */
#define SMMU500_SMMU_CB15_TLBIALL    ( ( SMMU500_BASEADDR ) + 0X0001F618 )

#define SMMU500_SMMU_CB15_TLBIALL_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIALL_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBIALL_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIVAL_LOW
 */
#define SMMU500_SMMU_CB15_TLBIVAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F620 )

#define SMMU500_SMMU_CB15_TLBIVAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBIVAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIVAL_HIGH
 */
#define SMMU500_SMMU_CB15_TLBIVAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F624 )

#define SMMU500_SMMU_CB15_TLBIVAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB15_TLBIVAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB15_TLBIVAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB15_TLBIVAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB15_TLBIVAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_TLBIVAAL_LOW
 */
#define SMMU500_SMMU_CB15_TLBIVAAL_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F628 )

#define SMMU500_SMMU_CB15_TLBIVAAL_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVAAL_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBIVAAL_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIVAAL_HIGH
 */
#define SMMU500_SMMU_CB15_TLBIVAAL_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F62C )

#define SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ASID_SHIFT   16
#define SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ASID_WIDTH   16
#define SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ASID_MASK    0XFFFF0000

#define SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ADDRESS_WIDTH   5
#define SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ADDRESS_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_TLBIIPAS2_LOW
 */
#define SMMU500_SMMU_CB15_TLBIIPAS2_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F630 )

#define SMMU500_SMMU_CB15_TLBIIPAS2_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIIPAS2_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBIIPAS2_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIIPAS2_HIGH
 */
#define SMMU500_SMMU_CB15_TLBIIPAS2_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F634 )

#define SMMU500_SMMU_CB15_TLBIIPAS2_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIIPAS2_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB15_TLBIIPAS2_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB15_TLBIIPAS2L_LOW
 */
#define SMMU500_SMMU_CB15_TLBIIPAS2L_LOW    ( ( SMMU500_BASEADDR ) + 0X0001F638 )

#define SMMU500_SMMU_CB15_TLBIIPAS2L_LOW_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIIPAS2L_LOW_ADDRESS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBIIPAS2L_LOW_ADDRESS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH
 */
#define SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH    ( ( SMMU500_BASEADDR ) + 0X0001F63C )

#define SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH_ADDRESS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH_ADDRESS_WIDTH   4
#define SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH_ADDRESS_MASK    0X0000000F

/**
 * Register: SMMU500_SMMU_CB15_TLBSYNC
 */
#define SMMU500_SMMU_CB15_TLBSYNC    ( ( SMMU500_BASEADDR ) + 0X0001F7F0 )

#define SMMU500_SMMU_CB15_TLBSYNC_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_TLBSYNC_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_TLBSYNC_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_TLBSTATUS
 */
#define SMMU500_SMMU_CB15_TLBSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001F7F4 )

#define SMMU500_SMMU_CB15_TLBSTATUS_SACTIVE_SHIFT   0
#define SMMU500_SMMU_CB15_TLBSTATUS_SACTIVE_WIDTH   1
#define SMMU500_SMMU_CB15_TLBSTATUS_SACTIVE_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMEVCNTR0
 */
#define SMMU500_SMMU_CB15_PMEVCNTR0    ( ( SMMU500_BASEADDR ) + 0X0001FE00 )

#define SMMU500_SMMU_CB15_PMEVCNTR0_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVCNTR0_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_PMEVCNTR0_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_PMEVCNTR1
 */
#define SMMU500_SMMU_CB15_PMEVCNTR1    ( ( SMMU500_BASEADDR ) + 0X0001FE04 )

#define SMMU500_SMMU_CB15_PMEVCNTR1_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVCNTR1_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_PMEVCNTR1_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_PMEVCNTR2
 */
#define SMMU500_SMMU_CB15_PMEVCNTR2    ( ( SMMU500_BASEADDR ) + 0X0001FE08 )

#define SMMU500_SMMU_CB15_PMEVCNTR2_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVCNTR2_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_PMEVCNTR2_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_PMEVCNTR3
 */
#define SMMU500_SMMU_CB15_PMEVCNTR3    ( ( SMMU500_BASEADDR ) + 0X0001FE0C )

#define SMMU500_SMMU_CB15_PMEVCNTR3_BITS_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVCNTR3_BITS_WIDTH   32
#define SMMU500_SMMU_CB15_PMEVCNTR3_BITS_MASK    0XFFFFFFFF

/**
 * Register: SMMU500_SMMU_CB15_PMEVTYPER0
 */
#define SMMU500_SMMU_CB15_PMEVTYPER0    ( ( SMMU500_BASEADDR ) + 0X0001FE80 )

#define SMMU500_SMMU_CB15_PMEVTYPER0_P_SHIFT   31
#define SMMU500_SMMU_CB15_PMEVTYPER0_P_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER0_P_MASK    0X80000000

#define SMMU500_SMMU_CB15_PMEVTYPER0_U_SHIFT   30
#define SMMU500_SMMU_CB15_PMEVTYPER0_U_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER0_U_MASK    0X40000000

#define SMMU500_SMMU_CB15_PMEVTYPER0_NSP_SHIFT   29
#define SMMU500_SMMU_CB15_PMEVTYPER0_NSP_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER0_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB15_PMEVTYPER0_NSU_SHIFT   28
#define SMMU500_SMMU_CB15_PMEVTYPER0_NSU_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER0_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB15_PMEVTYPER0_EVENT_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVTYPER0_EVENT_WIDTH   5
#define SMMU500_SMMU_CB15_PMEVTYPER0_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_PMEVTYPER1
 */
#define SMMU500_SMMU_CB15_PMEVTYPER1    ( ( SMMU500_BASEADDR ) + 0X0001FE84 )

#define SMMU500_SMMU_CB15_PMEVTYPER1_P_SHIFT   31
#define SMMU500_SMMU_CB15_PMEVTYPER1_P_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER1_P_MASK    0X80000000

#define SMMU500_SMMU_CB15_PMEVTYPER1_U_SHIFT   30
#define SMMU500_SMMU_CB15_PMEVTYPER1_U_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER1_U_MASK    0X40000000

#define SMMU500_SMMU_CB15_PMEVTYPER1_NSP_SHIFT   29
#define SMMU500_SMMU_CB15_PMEVTYPER1_NSP_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER1_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB15_PMEVTYPER1_NSU_SHIFT   28
#define SMMU500_SMMU_CB15_PMEVTYPER1_NSU_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER1_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB15_PMEVTYPER1_EVENT_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVTYPER1_EVENT_WIDTH   5
#define SMMU500_SMMU_CB15_PMEVTYPER1_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_PMEVTYPER2
 */
#define SMMU500_SMMU_CB15_PMEVTYPER2    ( ( SMMU500_BASEADDR ) + 0X0001FE88 )

#define SMMU500_SMMU_CB15_PMEVTYPER2_P_SHIFT   31
#define SMMU500_SMMU_CB15_PMEVTYPER2_P_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER2_P_MASK    0X80000000

#define SMMU500_SMMU_CB15_PMEVTYPER2_U_SHIFT   30
#define SMMU500_SMMU_CB15_PMEVTYPER2_U_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER2_U_MASK    0X40000000

#define SMMU500_SMMU_CB15_PMEVTYPER2_NSP_SHIFT   29
#define SMMU500_SMMU_CB15_PMEVTYPER2_NSP_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER2_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB15_PMEVTYPER2_NSU_SHIFT   28
#define SMMU500_SMMU_CB15_PMEVTYPER2_NSU_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER2_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB15_PMEVTYPER2_EVENT_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVTYPER2_EVENT_WIDTH   5
#define SMMU500_SMMU_CB15_PMEVTYPER2_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_PMEVTYPER3
 */
#define SMMU500_SMMU_CB15_PMEVTYPER3    ( ( SMMU500_BASEADDR ) + 0X0001FE8C )

#define SMMU500_SMMU_CB15_PMEVTYPER3_P_SHIFT   31
#define SMMU500_SMMU_CB15_PMEVTYPER3_P_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER3_P_MASK    0X80000000

#define SMMU500_SMMU_CB15_PMEVTYPER3_U_SHIFT   30
#define SMMU500_SMMU_CB15_PMEVTYPER3_U_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER3_U_MASK    0X40000000

#define SMMU500_SMMU_CB15_PMEVTYPER3_NSP_SHIFT   29
#define SMMU500_SMMU_CB15_PMEVTYPER3_NSP_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER3_NSP_MASK    0X20000000

#define SMMU500_SMMU_CB15_PMEVTYPER3_NSU_SHIFT   28
#define SMMU500_SMMU_CB15_PMEVTYPER3_NSU_WIDTH   1
#define SMMU500_SMMU_CB15_PMEVTYPER3_NSU_MASK    0X10000000

#define SMMU500_SMMU_CB15_PMEVTYPER3_EVENT_SHIFT   0
#define SMMU500_SMMU_CB15_PMEVTYPER3_EVENT_WIDTH   5
#define SMMU500_SMMU_CB15_PMEVTYPER3_EVENT_MASK    0X0000001F

/**
 * Register: SMMU500_SMMU_CB15_PMCFGR
 */
#define SMMU500_SMMU_CB15_PMCFGR    ( ( SMMU500_BASEADDR ) + 0X0001FF00 )

#define SMMU500_SMMU_CB15_PMCFGR_NCG_SHIFT   24
#define SMMU500_SMMU_CB15_PMCFGR_NCG_WIDTH   8
#define SMMU500_SMMU_CB15_PMCFGR_NCG_MASK    0XFF000000

#define SMMU500_SMMU_CB15_PMCFGR_UEN_SHIFT   19
#define SMMU500_SMMU_CB15_PMCFGR_UEN_WIDTH   1
#define SMMU500_SMMU_CB15_PMCFGR_UEN_MASK    0X00080000

#define SMMU500_SMMU_CB15_PMCFGR_EX_SHIFT   16
#define SMMU500_SMMU_CB15_PMCFGR_EX_WIDTH   1
#define SMMU500_SMMU_CB15_PMCFGR_EX_MASK    0X00010000

#define SMMU500_SMMU_CB15_PMCFGR_CCD_SHIFT   15
#define SMMU500_SMMU_CB15_PMCFGR_CCD_WIDTH   1
#define SMMU500_SMMU_CB15_PMCFGR_CCD_MASK    0X00008000

#define SMMU500_SMMU_CB15_PMCFGR_CC_SHIFT   14
#define SMMU500_SMMU_CB15_PMCFGR_CC_WIDTH   1
#define SMMU500_SMMU_CB15_PMCFGR_CC_MASK    0X00004000

#define SMMU500_SMMU_CB15_PMCFGR_SIZE_SHIFT   8
#define SMMU500_SMMU_CB15_PMCFGR_SIZE_WIDTH   6
#define SMMU500_SMMU_CB15_PMCFGR_SIZE_MASK    0X00003F00

#define SMMU500_SMMU_CB15_PMCFGR_N_SHIFT   0
#define SMMU500_SMMU_CB15_PMCFGR_N_WIDTH   8
#define SMMU500_SMMU_CB15_PMCFGR_N_MASK    0X000000FF

/**
 * Register: SMMU500_SMMU_CB15_PMCR
 */
#define SMMU500_SMMU_CB15_PMCR    ( ( SMMU500_BASEADDR ) + 0X0001FF04 )

#define SMMU500_SMMU_CB15_PMCR_IMP_SHIFT   24
#define SMMU500_SMMU_CB15_PMCR_IMP_WIDTH   8
#define SMMU500_SMMU_CB15_PMCR_IMP_MASK    0XFF000000

#define SMMU500_SMMU_CB15_PMCR_X_SHIFT   4
#define SMMU500_SMMU_CB15_PMCR_X_WIDTH   1
#define SMMU500_SMMU_CB15_PMCR_X_MASK    0X00000010

#define SMMU500_SMMU_CB15_PMCR_P_SHIFT   1
#define SMMU500_SMMU_CB15_PMCR_P_WIDTH   1
#define SMMU500_SMMU_CB15_PMCR_P_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMCR_E_SHIFT   0
#define SMMU500_SMMU_CB15_PMCR_E_WIDTH   1
#define SMMU500_SMMU_CB15_PMCR_E_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMCEID
 */
#define SMMU500_SMMU_CB15_PMCEID    ( ( SMMU500_BASEADDR ) + 0X0001FF20 )

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X12_SHIFT   17
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X12_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X12_MASK    0X00020000

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X11_SHIFT   16
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X11_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X11_MASK    0X00010000

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X10_SHIFT   15
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X10_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X10_MASK    0X00008000

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X0A_SHIFT   9
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X0A_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X0A_MASK    0X00000200

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X09_SHIFT   8
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X09_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X09_MASK    0X00000100

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X08_SHIFT   7
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X08_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X08_MASK    0X00000080

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X01_SHIFT   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X01_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X01_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMCEID_EVENT0X00_SHIFT   0
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X00_WIDTH   1
#define SMMU500_SMMU_CB15_PMCEID_EVENT0X00_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMCNTENSE
 */
#define SMMU500_SMMU_CB15_PMCNTENSE    ( ( SMMU500_BASEADDR ) + 0X0001FF40 )

#define SMMU500_SMMU_CB15_PMCNTENSE_P3_SHIFT   3
#define SMMU500_SMMU_CB15_PMCNTENSE_P3_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSE_P3_MASK    0X00000008

#define SMMU500_SMMU_CB15_PMCNTENSE_P2_SHIFT   2
#define SMMU500_SMMU_CB15_PMCNTENSE_P2_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSE_P2_MASK    0X00000004

#define SMMU500_SMMU_CB15_PMCNTENSE_P1_SHIFT   1
#define SMMU500_SMMU_CB15_PMCNTENSE_P1_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSE_P1_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMCNTENSE_P0_SHIFT   0
#define SMMU500_SMMU_CB15_PMCNTENSE_P0_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSE_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMCNTENCLR
 */
#define SMMU500_SMMU_CB15_PMCNTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001FF44 )

#define SMMU500_SMMU_CB15_PMCNTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB15_PMCNTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB15_PMCNTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB15_PMCNTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB15_PMCNTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB15_PMCNTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMCNTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB15_PMCNTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMCNTENSET
 */
#define SMMU500_SMMU_CB15_PMCNTENSET    ( ( SMMU500_BASEADDR ) + 0X0001FF48 )

#define SMMU500_SMMU_CB15_PMCNTENSET_P3_SHIFT   3
#define SMMU500_SMMU_CB15_PMCNTENSET_P3_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB15_PMCNTENSET_P2_SHIFT   2
#define SMMU500_SMMU_CB15_PMCNTENSET_P2_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB15_PMCNTENSET_P1_SHIFT   1
#define SMMU500_SMMU_CB15_PMCNTENSET_P1_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMCNTENSET_P0_SHIFT   0
#define SMMU500_SMMU_CB15_PMCNTENSET_P0_WIDTH   1
#define SMMU500_SMMU_CB15_PMCNTENSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMINTENCLR
 */
#define SMMU500_SMMU_CB15_PMINTENCLR    ( ( SMMU500_BASEADDR ) + 0X0001FF4C )

#define SMMU500_SMMU_CB15_PMINTENCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB15_PMINTENCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB15_PMINTENCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB15_PMINTENCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB15_PMINTENCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB15_PMINTENCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB15_PMINTENCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB15_PMINTENCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB15_PMINTENCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMINTENCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB15_PMINTENCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB15_PMINTENCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMOVSCLR
 */
#define SMMU500_SMMU_CB15_PMOVSCLR    ( ( SMMU500_BASEADDR ) + 0X0001FF50 )

#define SMMU500_SMMU_CB15_PMOVSCLR_P3_SHIFT   3
#define SMMU500_SMMU_CB15_PMOVSCLR_P3_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSCLR_P3_MASK    0X00000008

#define SMMU500_SMMU_CB15_PMOVSCLR_P2_SHIFT   2
#define SMMU500_SMMU_CB15_PMOVSCLR_P2_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSCLR_P2_MASK    0X00000004

#define SMMU500_SMMU_CB15_PMOVSCLR_P1_SHIFT   1
#define SMMU500_SMMU_CB15_PMOVSCLR_P1_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSCLR_P1_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMOVSCLR_P0_SHIFT   0
#define SMMU500_SMMU_CB15_PMOVSCLR_P0_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSCLR_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMOVSSET
 */
#define SMMU500_SMMU_CB15_PMOVSSET    ( ( SMMU500_BASEADDR ) + 0X0001FF58 )

#define SMMU500_SMMU_CB15_PMOVSSET_P3_SHIFT   3
#define SMMU500_SMMU_CB15_PMOVSSET_P3_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSSET_P3_MASK    0X00000008

#define SMMU500_SMMU_CB15_PMOVSSET_P2_SHIFT   2
#define SMMU500_SMMU_CB15_PMOVSSET_P2_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSSET_P2_MASK    0X00000004

#define SMMU500_SMMU_CB15_PMOVSSET_P1_SHIFT   1
#define SMMU500_SMMU_CB15_PMOVSSET_P1_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSSET_P1_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMOVSSET_P0_SHIFT   0
#define SMMU500_SMMU_CB15_PMOVSSET_P0_WIDTH   1
#define SMMU500_SMMU_CB15_PMOVSSET_P0_MASK    0X00000001

/**
 * Register: SMMU500_SMMU_CB15_PMAUTHSTATUS
 */
#define SMMU500_SMMU_CB15_PMAUTHSTATUS    ( ( SMMU500_BASEADDR ) + 0X0001FFB8 )

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SNI_SHIFT   7
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SNI_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SNI_MASK    0X00000080

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SNE_SHIFT   6
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SNE_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SNE_MASK    0X00000040

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SI_SHIFT   5
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SI_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SI_MASK    0X00000020

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SE_SHIFT   4
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SE_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_SE_MASK    0X00000010

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNI_SHIFT   3
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNI_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNI_MASK    0X00000008

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNE_SHIFT   2
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNE_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNE_MASK    0X00000004

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSI_SHIFT   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSI_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSI_MASK    0X00000002

#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSE_SHIFT   0
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSE_WIDTH   1
#define SMMU500_SMMU_CB15_PMAUTHSTATUS_NSE_MASK    0X00000001

#ifdef __cplusplus
}
#endif


#endif /* _SMMU500_H_ */

