# eda-acronyms
Electronic Design Automation (EDA) acronyms with a special focus on 
[Cadence](https://www.cadence.com/) software.

- Analog Auto Placer (AAP)
- Advanced Boolean Engine (ABE)
- Advanced On-chip Variation (AOCV)
- Analog Design Environment (ADE)
- Analog Expression Language (AEL) 
- Analog-Mixed-Signal (AMS)
- AMS Designer (AMSD)
- Analog on Top (AoT)
- Accelerated Parallel Simulation (APS)
- Automatic Test Pattern Generation (ATPG)
- AMS Virtuoso Use Model (AVUM)
- AMS Xcelium Use Model (AXUM)
- Application Programming Interface (API)
- Arithmetic Logic Unit (ALU)
- Application-Specific Integrated Circuit (ASIC)
- Blackbox Design Unit (BDU)
- Back End of Line (BEOL)
- Bit Error Rate (BER)
- Bipolar Complementary Metal Oxide Silicon (BiCMOS)
- Berkeley Short-Channel IGFET Model (BSIM)
- Built-in Self Test (BIST)
- Check Against Source (CAS)
- Conformal Constraints Designer (CCD)
- Clock Constraint File (CCF)
- Common Command Language (CCL)
- Composite Current Source (CCS)
- Component Description Format (CDF)
- Circuit Description Language (CDL)
- Charge Device Model (CDM)
- Cadence Database API (CDBA)
- Cadence Design Systems (CDS)
- Caltech Intermediate Format (CIF)
- CDF Expression Language (CEL)
- Clock-gating integrated cell (CGIC)
- Command Interpreter Window (CIW)
- Compile Module Interface (CMI)
- Channel Length Modulation (CML)
- Complementary Metal Oxide Silicon (CMOS)
- Chemical Mechanical Polishing (CMP)
- Common Power Format (CPF)
- Cadence Database (CDB)
- Cadence Placement Guidance (CPG)
- Compact Modeling Counsel (CMC)
- Configure Physical Hierarchy (CPH)
- Clock Path Pessimism Removal (CPPR)
- Clock Reconvergence Pessimism Removal (CRPR)
- Carry-Save Adder (CSA)
- Cadence Space-based Router (CSR)
- Clock Tree Debugger (CTD)
- Clock Tree Synthesis (CTS)
- Common User Interface (CUI)CVD
- Define Device Correspondence (DDC)
- Design Framework II (DFII)
- Design for Manufacturability (DFM)
- Design for Test (DFT)
- Drain-induced barrier lowering (DIBL)
- Drain-induced threshold shift (DITS)
- Double Metal Insulator Metal (DMIM)
- Digital on Top (DoT)
- Disembodied Property List (DPL)
- Design Data Procedural Interface (DDPI)
- Double Patterning Technology (DPT)
- Design Rule Check (DRC)
- Design Rule Driven (DRD)
- Device Recognition Layer (DRL)
- Design Rule Violation (DRV)
- Detaild Standard Parasitic Format (DSPF)
- Device under Test (DUT)
- Error-Correcting Codes (ECC)
- Early Clock Flow (ECF)
- Engineering Change Order (ECO)
- Effective Current Source Model (ECSM)
- Electronic Design Automation (EDA)
- Electronic Design Interchange Format (EDIF)
- Edit In Place (EIP)
- Electromigration and IR-Drop (EMIR)
- Effective Number of Bits (ENOB)
- Equivalent Oxide Thickness (EOT)
- Early Rail Analysis (ERA)
- Electrical Rule Check (ERC)
- Electrostatic Discharge (ESD)
- Effective Series Resistance (ESR)
- Edge Triggered Latch (ETL)
- Field-Effect Transistor (FET)
- Forward Body Bias (FBB)
- Front End of Line (FEOL)
- Flip-Flop (FF)
- Fluid Guard Ring (FGR)
- Fowler-Nordheim (FN)
- Fast Signal Database (FSDB)
- Finite State Machine (FSM)
- Graphical Design Station II (GDSII)
- Generate From Source (GFS)
- Gate Induced Drain Leakage (GIDL)
- Gate Induced Source Leakage (GISL)
- Graphical LVS Debugger (GLD)
- Gate-Level Simulation (GLS)
- Generate Selected From Source (GSFS)
- Hetero-Junction Bipolar Transistor (HBT)
- Human-Body Model (HBM)
- Hot Carrier Injection (HCI)
- Hardware Description Language (HDL)
- Hierarchy Editor (HED)
- I/O Buffer Information Specification (IBIS)
- Integration Constraint Editor (ICE)
- Interconnect Technology (ICT)
- IC Remote Processes (ICRP)
- International Technology Roadmap for Semiconductors (ITRS)
- Interface Element (IE)
- Insulated-Gate Field-Effect Transistor (IGFET)
- Inter-Layer Dielectric (ILD)
- Interface Logic Models (ILM)
- Intellectual Property (IP)
- Kirchhoff’s Current Law (KCL)
- Kirchhoff’s Voltage Law (KVL)
- Lightly Doped Drain (LDD)
- Layout-Dependent Effects (LDE)
- Low-Discrepancy Sequence (LDS)
- Logic Equivalence Checking (LEC)
- Library Exchange Format (LEF)
- Latin Hypercube Sampling (LHS)
- Local Oxidation of Silicon (LOCOS)
- Layer-Purpose Pair (LPP)
- Least Resistive Path (LRP)
- Large-Scale Cloud Simulation (LSCS)
- Load Sharing Facility (LSF)
- Local Truncation Error (LTE)
- Layout Versus Layout (LVL)
- Layout Versus Schematic (LVS)
- Monte Carlo (MC)
- Metal-Insulator Semiconductor FET (MISFET)
- Metal-Oxide Semiconductor FET (MOSFET)
- Measurement Description Language (MDL)
- Middle End of Line (MEOL)
- Metal Insulator Metal (MIM)
- Machine Model (MM)
- Multi-Mode Multi-Corner (MMMC)
- Multi-Patterning Technology (MPT)
- Multi-Project Wafer (MPW)
- Multiple Supply Voltage (MSV)
- Multi-Technology Simulation (MTS)
- Non-linear Delay Model (NLDM)
- Netlist property (NLP)
- Nonquasi-static (NQS)
- NanoRoute High Frequency Router (NRHF)
- Negative Bias Temperature Instability (NTBI)
- Open Access (OA)
- Open Artwork System Interchange Standard (OASIS)
- On-Chip Variation (OCV)
- Out-Of-Module Reference (OOMR)
- Out-of-Context Probing (OOP)
- Optical Proximity Correction (OPC)
- Open Simulation System for Netlisting (OSSN)
- Process Antenna Effect (PAE)
- Protected Backgate (PBKG)
- Process Design Kit (PDK)
- Parasitic Extraction (PEX)
- Polysilicon Insulator Polysilicon (PIP)
- Programmable Logic Array (PLA)
- Performance, Power and Area (PPA)
- Place and Route (PR)
- Pseudo-Random Bit Sequence (PBRS)
- Phase Detector (PD)
- Power-Delay Product (PDP)
- Plastic Leadless Chip Carrier (PLCC)
- Parameter Storage Format (PSF)
- Physical Verification Language (PVL)
- Physical Verification Solution (PVS)
- Process, Voltage and Temperature (PVT)
- Quantus Extraction Solution (QRC)
- Rapid Adoption Kit (RAK)
- Rapid Analog Prototype (RAP)
- Real Number Modeling (RNM)
- Relative Object Design (ROD)
- Reduced Standard Parasitic Format (RSPF)
- Register Transfer Logic (RTL)
- Substrate current induced body effect (SCBE)
- Standard Design Constraints (SDC)
- Standard Delay Format (SDF)
- Schematic Driven Layout (SDL)
- Structured Data Paths (SDP)
- Simulation driven routing (SDR)
- Scan Flip-Flop (SFF)
- Sun Grid Engine (SGE)
- Self Heating Effects (SHE)
- Signal Integrity (SI)
- Substrate Noise Analysis (SNA)
- Signal to Noise Ratio (SNR)
- Safe Operating Area (SOA)
- Safe Operating Area Check (SOAC)
- System on a Chip (SoC)
- Silicon-on-Insulator (SOI)
- Symbolic Placement of Devices (SPD)
- Standard Parasitic Format (SPF)
- Simulation Program with Integrated Circuit Emphasis (SPICE)
- Stanford Sentiment Treebank V2 (SST2)
- Statistical Static Timing Analysis (SSTA)
- Silicon Signoff and Verification (SSV)
- Static Timing Analysis (STA)
- Shallow Trench Isolation (STI)
- System Verilog (SV)
- Silicon Virtual Prototype (SVP)
- Schematic Versus Schematic (SVS)
- Turnaround Time (TAT)
- Tool Command Language (Tcl)
- Time Dependent Dielectric Breakdown (TDDB)
- Total Negative Slack (TNS)
- Transfer Property Control (TRP)
- Text-to-Symbol Generator (TSG)
- Update Components and Nets (UCN)
- Update Layout Parameters (ULP)
- Unified Netlister (UNL)
- Unified Power Format (UPF)
- Update Schematic Parameters (USP)
- Virtuoso Custom Digital Placer (VCP)
- Virtuoso Digital Implementation (VDI)
- Virtuoso Digital Signoff for Power (VDSP)
- Virtuoso Digital Signoff for Timing (VDST)
- Virtuoso Floorplanner (VFP)
- Very High Speed Integrated Circuit HDL (VHDL)
- Virtuoso Visualization and Analysis (ViVA)
- Virtuoso Layout Optimize (VLM)
- Virtuoso Layout Suite (VLS)
- Virtuoso Layout Suite GXL (VLS GXL)
- Virtuoso Layout Suite L (VLS L)
- Virtuoso Layout Suite XL (VLS XL)
- Virtuoso Schematic Editor (VSE)
- Virtuoso Space-based Router (VSR)
- Workshare Compare Delta File (WDF)
- Whitebox Design Unit (WDU)
- Wire-Edge Enlargement (WEE)
- Wire-Load Model (WLM)
- Worst Negative Slack (WNS)
- Well Proximity Effect (WPE)