{"kind":"symbol","primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"architectures","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12ArchitectureV","text":"Architecture","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture"},{"text":"], ","kind":"text"},{"text":"entities","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing6EntityV","text":"Entity","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity"},{"text":"], ","kind":"text"},{"text":"includes","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","text":"Include","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include"},{"text":"], ","kind":"text"},{"text":"packages","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing11VHDLPackageV","text":"VHDLPackage","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage"},{"text":"] = [], ","kind":"text"},{"text":"packageBodies","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing11PackageBodyV","text":"PackageBody","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody"},{"text":"] = [])","kind":"text"}]}],"kind":"declarations"},{"parameters":[{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The architectures in the file."}]}],"name":"architectures"},{"content":[{"inlineContent":[{"text":"The entities in the file.","type":"text"}],"type":"paragraph"}],"name":"entities"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The includes in the file."}]}],"name":"includes"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The packages in the file."}]}],"name":"packages"},{"content":[{"inlineContent":[{"text":"The package bodies in the file.","type":"text"}],"type":"paragraph"}],"name":"packageBodies"}],"kind":"parameters"}],"abstract":[{"text":"Creates a new ","type":"text"},{"code":"VHDLFile","type":"codeVoice"},{"text":" from the given parameters.","type":"text"}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"]]},"variants":[{"paths":["\/documentation\/vhdlparsing\/vhdlfile\/init(architectures:entities:includes:packages:packagebodies:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/init(architectures:entities:includes:packages:packageBodies:)"},"sections":[],"metadata":{"title":"init(architectures:entities:includes:packages:packageBodies:)","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"("},{"kind":"externalParam","text":"architectures"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing12ArchitectureV","kind":"typeIdentifier","text":"Architecture"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"entities"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier","text":"Entity"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"packages"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing11VHDLPackageV","kind":"typeIdentifier","text":"VHDLPackage"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"packageBodies"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing11PackageBodyV","kind":"typeIdentifier","text":"PackageBody"},{"kind":"text","text":"])"}],"role":"symbol","roleHeading":"Initializer","externalID":"s:11VHDLParsing8VHDLFileV13architectures8entities8includes8packages13packageBodiesACSayAA12ArchitectureVG_SayAA6EntityVGSayAA7IncludeOGSayAA11VHDLPackageVGSayAA11PackageBodyVGtcfc","symbolKind":"init","modules":[{"name":"VHDLParsing"}]},"schemaVersion":{"minor":3,"major":0,"patch":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody":{"kind":"symbol","abstract":[{"type":"text","text":"A package body implementation."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}],"type":"topic","title":"PackageBody","url":"\/documentation\/vhdlparsing\/packagebody"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/init(architectures:entities:includes:packages:packageBodies:)":{"kind":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"VHDLFile"},{"type":"text","text":" from the given parameters."}],"role":"symbol","type":"topic","title":"init(architectures:entities:includes:packages:packageBodies:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"architectures","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12ArchitectureV","kind":"typeIdentifier","text":"Architecture"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"entities"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier","text":"Entity"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"packages"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing11VHDLPackageV","kind":"typeIdentifier","text":"VHDLPackage"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"packageBodies"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing11PackageBodyV","kind":"typeIdentifier","text":"PackageBody"},{"kind":"text","text":"])"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/init(architectures:entities:includes:packages:packageBodies:)","url":"\/documentation\/vhdlparsing\/vhdlfile\/init(architectures:entities:includes:packages:packagebodies:)"}}}