Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Sat May 13 01:03:41 2023


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                      67 uses
GTP_DFF_C                  2639 uses
GTP_DFF_CE                 1238 uses
GTP_DFF_E                    76 uses
GTP_DFF_P                   100 uses
GTP_DFF_PE                   52 uses
GTP_DFF_R                   409 uses
GTP_DFF_RE                 1924 uses
GTP_DFF_S                    12 uses
GTP_DFF_SE                    2 uses
GTP_DLL                       1 use
GTP_DRM18K                    1 use
GTP_DRM9K                    17 uses
GTP_GRS                       1 use
GTP_INV                      23 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  32 uses
GTP_LUT1                     53 uses
GTP_LUT2                    343 uses
GTP_LUT3                   1460 uses
GTP_LUT4                    740 uses
GTP_LUT5                   1298 uses
GTP_LUT5CARRY               811 uses
GTP_LUT5M                   343 uses
GTP_MUX2LUT6                 31 uses
GTP_OSERDES                  65 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                70 uses

I/O ports: 131
GTP_INBUF                  28 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 36 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 5118 of 42800 (11.96%)
	LUTs as dram: 70 of 17000 (0.41%)
	LUTs as logic: 5048
Total Registers: 6519 of 64200 (10.15%)
Total Latches: 0

DRM18K:
Total DRM18K = 9.5 of 134 (7.09%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 136 of 296 (45.95%)


Overview of Control Sets:

Number of unique control sets : 219

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 6        | 4                 2
  [2, 4)      | 26       | 8                 18
  [4, 6)      | 30       | 10                20
  [6, 8)      | 23       | 1                 22
  [8, 10)     | 44       | 14                30
  [10, 12)    | 7        | 1                 6
  [12, 14)    | 8        | 2                 6
  [14, 16)    | 15       | 0                 15
  [16, Inf)   | 60       | 38                22
--------------------------------------------------------------
  The maximum fanout: 1681
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 67
  NO              NO                YES                2739
  NO              YES               NO                 421
  YES             NO                NO                 76
  YES             NO                YES                1290
  YES             YES               NO                 1926
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                              | 5118     | 6519     | 70                  | 0       | 9.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 136     | 1           | 0           | 3            | 0        | 811           | 31           | 0            | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 2        
| + axi_ctrl_inst                                                  | 4100     | 4473     | 70                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 615           | 31           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + HMIC_S_inst                                                  | 4084     | 3931     | 70                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 615           | 31           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 2        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 2618     | 2360     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 318      | 236      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 106      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 2        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 309      | 607      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 97       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 75       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 1802     | 1377     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 475      | 308      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 157      | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 110      | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 47       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 105      | 76       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 160      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 392      | 284      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 79       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 105      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 159      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice                     | 332      | 262      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 102      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 103      | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice                     | 334      | 262      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 77       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 47       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 101      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 107      | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 244      | 244      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1462     | 1569     | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 109           | 19           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 149      | 134      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 101      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 48       | 66       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 801      | 568      | 68                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 530      | 385      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 11       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 15       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 22       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 224      | 138      | 68                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 47       | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 74       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 150      | 281      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 74       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 24       | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 288      | 459      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 260      | 439      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + axi_rdctrl_inst                                              | 9        | 271      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + axi_wr_ctrl_inst                                             | 7        | 271      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_in_inst                                                   | 383      | 1073     | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 63            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + buff_fifo                                                    | 45       | 50       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_PIX_BUFF                                       | 45       | 50       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 45       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cnt_ddr_wr                                                   | 4        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_out_inst                                                  | 245      | 617      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + buff_fifo                                                    | 46       | 50       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_PIX_BUFF                                       | 46       | 50       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 46       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cnt_fifo_wr                                                  | 4        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hv_cnt_inst                                                  | 58       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + init_rst_inst                                                  | 32       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cnt_rst                                                      | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                     | 353      | 332      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                   | 81       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                   | 78       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                   | 102      | 144      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                   | 92       | 63       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll_top_inst                                                   | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                           
******************************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                                    
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                 69           6  {sys_clk}                                                         
   ddrphy_clk_in                                   10.000       {0 5}          Generated (sys_clk)    5187           0  {axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT}                
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/CLKOUT0} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)       1           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT1} 
   clkout2                                         2.500        {0 1.25}       Generated (sys_clk)      38           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0} 
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     270           0  {pll_top_inst/u_pll_e3/CLKOUT0}                                   
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred  6.730        {0 3.365}      Generated (sys_clk)     329           1  {pll_top_inst/u_pll_e3/CLKOUT1}                                   
 top|pixclk_in                                     1000.000     {0 500}        Declared                784           0  {pixclk_in}                                                       
==========================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     241.255 MHz         20.000          4.145         15.855
 ddrphy_clk_in              100.000 MHz     116.863 MHz         10.000          8.557          1.443
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     152.277 MHz        100.000          6.567         93.433
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     240.038 MHz          6.730          4.166          2.564
 top|pixclk_in                1.000 MHz     216.544 MHz       1000.000          4.618        995.382
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.855       0.000              0            104
 ddrphy_clk_in          ddrphy_clk_in                1.443       0.000              0           8666
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                7.776       0.000              0           1100
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                2.103       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    93.433       0.000              0            618
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.564       0.000              0            637
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -5.030   -1482.993            304            304
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -6.172    -205.614             40             40
 top|pixclk_in          top|pixclk_in              995.382       0.000              0           1329
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            104
 ddrphy_clk_in          ddrphy_clk_in                0.342       0.000              0           8666
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -2.092      -7.101              8           1100
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -2.812     -16.872              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            618
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.740       0.000              0            637
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.166       0.000              0            304
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.792       0.000              0             40
 top|pixclk_in          top|pixclk_in                0.740       0.000              0           1329
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.784       0.000              0             67
 ddrphy_clk_in          ddrphy_clk_in                6.073       0.000              0           2291
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                7.766       0.000              0             50
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.674       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -4.816    -120.400             25             25
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -6.065    -151.625             25             25
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0             67
 ddrphy_clk_in          ddrphy_clk_in                0.892       0.000              0           2291
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                1.178       0.000              0             50
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     4.820       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.273       0.000              0             25
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     5.478       0.000              0             25
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             69
 ddrphy_clk_in                                       3.100       0.000              0           5187
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.630       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            270
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.467       0.000              0            329
 top|pixclk_in                                     499.102       0.000              0            784
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       5.457         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [7]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_105/I0 (GTP_LUT4)
                                   td                    0.278       5.735 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_105/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.199         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N64450
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_106/I4 (GTP_LUT5)
                                   td                    0.185       6.384 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_106/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.937         _N59145          
                                                                                   _N5949_inv/I4 (GTP_LUT5)
                                   td                    0.258       7.195 f       _N5949_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.925         _N5949           
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.158 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.158         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N4490
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.188 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.188         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N4491
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.218 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.218         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N4492
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.248 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.248         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N4493
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.278 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.278         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N4494
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.308 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.308         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N4495
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.544 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.544         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N241 [7]
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                   8.544         Logic Levels: 10 
                                                                                   Logic: 1.669ns(40.421%), Route: 2.460ns(59.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.855                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=49)       1.023       8.263         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/I1 (GTP_LUT5M)
                                   td                    0.300       8.563 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.563         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N11367
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.563 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.116         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I4 (GTP_LUT5)
                                   td                    0.185       9.301 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.906         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185      10.091 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      10.732         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.965 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.965         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.995 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.995         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.231 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.784         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/I3 (GTP_LUT4)
                                   td                    0.185      11.969 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/Z (GTP_LUT4)
                                   net (fanout=10)       0.758      12.727         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6815
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/I2 (GTP_LUT3)
                                   td                    0.185      12.912 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      13.465         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6825
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I1 (GTP_LUT5M)
                                   td                    0.300      13.765 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      14.318         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5462
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/I4 (GTP_LUT5)
                                   td                    0.185      14.503 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.967         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5675
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I1 (GTP_LUT2)
                                   td                    0.185      15.152 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      15.152         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  15.152         Logic Levels: 12 
                                                                                   Logic: 2.538ns(30.797%), Route: 5.703ns(69.203%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.443                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=49)       1.023       8.263         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/I1 (GTP_LUT5M)
                                   td                    0.300       8.563 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.563         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N11367
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.563 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.116         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I4 (GTP_LUT5)
                                   td                    0.185       9.301 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.906         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185      10.091 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      10.732         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.965 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.965         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.995 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.995         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.231 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.784         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/I3 (GTP_LUT4)
                                   td                    0.185      11.969 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/Z (GTP_LUT4)
                                   net (fanout=10)       0.758      12.727         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6815
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/I2 (GTP_LUT3)
                                   td                    0.185      12.912 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      13.465         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6825
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I1 (GTP_LUT5M)
                                   td                    0.300      13.765 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      14.318         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5462
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[5]_1/I4 (GTP_LUT5)
                                   td                    0.185      14.503 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[5]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.503         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [5]
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/D (GTP_DFF_C)

 Data arrival time                                                  14.503         Logic Levels: 11 
                                                                                   Logic: 2.353ns(30.993%), Route: 5.239ns(69.007%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.092                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[1]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/CE (GTP_DFF_CE)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       7.881         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [1]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_10/I2 (GTP_LUT4)
                                   td                    0.283       8.164 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.717         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N64505
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_13/I4 (GTP_LUT5)
                                   td                    0.185       8.902 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.366         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14/I2 (GTP_LUT3)
                                   td                    0.185       9.551 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.156         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_1/I2 (GTP_LUT3)
                                   td                    0.185      10.341 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_1/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.946         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N15
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/I3 (GTP_LUT4)
                                   td                    0.185      11.131 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      11.801         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_next_state [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296/I4 (GTP_LUT5)
                                   td                    0.185      11.986 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296/Z (GTP_LUT5)
                                   net (fanout=19)       0.841      12.827         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386/I3 (GTP_LUT4)
                                   td                    0.172      12.999 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386/Z (GTP_LUT4)
                                   net (fanout=8)        0.553      13.552         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N386
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  13.552         Logic Levels: 7  
                                                                                   Logic: 1.709ns(25.734%), Route: 4.932ns(74.266%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                             -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                  13.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.467                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308       4.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308       5.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     3.045       8.767         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   8.767         Logic Levels: 2  
                                                                                   Logic: 0.945ns(18.357%), Route: 4.203ns(81.643%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                             -0.018      16.543                          

 Data required time                                                 16.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.543                          
 Data arrival time                                                   8.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.776                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308       4.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308       5.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     3.045       8.767         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   8.767         Logic Levels: 2  
                                                                                   Logic: 0.945ns(18.357%), Route: 4.203ns(81.643%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                             -0.018      16.543                          

 Data required time                                                 16.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.543                          
 Data arrival time                                                   8.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.776                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308       4.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308       5.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     3.045       8.767         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   8.767         Logic Levels: 2  
                                                                                   Logic: 0.945ns(18.357%), Route: 4.203ns(81.643%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                             -0.018      16.543                          

 Data required time                                                 16.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.543                          
 Data arrival time                                                   8.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.776                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/cur_state_1/D (GTP_DFF_R)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_in_inst/cur_state_fsm[3:0]_6/I3 (GTP_LUT5)
                                   td                    0.433       5.216 f       hdmi_in_inst/cur_state_fsm[3:0]_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.216         hdmi_in_inst/_N20
                                                                           f       hdmi_in_inst/cur_state_1/D (GTP_DFF_R)

 Data arrival time                                                   5.216         Logic Levels: 1  
                                                                                   Logic: 0.756ns(47.339%), Route: 0.841ns(52.661%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/cur_state_1/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.216                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.092                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/cur_state_0/D (GTP_DFF_S)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   init_rst_inst/N1/I0 (GTP_LUT2)
                                   td                    0.250       5.033 r       init_rst_inst/N1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       5.586         nt_init_done     
                                                                                   hdmi_in_inst/cur_state_fsm[3:0]_3/I4 (GTP_LUT5)
                                   td                    0.172       5.758 f       hdmi_in_inst/cur_state_fsm[3:0]_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.758         hdmi_in_inst/_N17
                                                                           f       hdmi_in_inst/cur_state_0/D (GTP_DFF_S)

 Data arrival time                                                   5.758         Logic Levels: 2  
                                                                                   Logic: 0.745ns(34.829%), Route: 1.394ns(65.171%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/cur_state_0/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.758                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.550                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/cur_state_0/D (GTP_DFF_S)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_out_inst/N497_3/I2 (GTP_LUT4)
                                   td                    0.420       5.203 r       hdmi_out_inst/N497_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.756         hdmi_out_inst/N504 [0]
                                                                                   hdmi_out_inst/cur_state_fsm[2:0]_3/I3 (GTP_LUT4)
                                   td                    0.172       5.928 f       hdmi_out_inst/cur_state_fsm[2:0]_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.928         hdmi_out_inst/_N2
                                                                           f       hdmi_out_inst/cur_state_0/D (GTP_DFF_S)

 Data arrival time                                                   5.928         Logic Levels: 2  
                                                                                   Logic: 0.915ns(39.628%), Route: 1.394ns(60.372%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/cur_state_0/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.928                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.380                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 sys_clk                                                 0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1769.990         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.201 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1772.381         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1772.470 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    1773.699         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329    1774.028 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1774.492         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                1774.492         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 sys_clk                                                 0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1770.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    1772.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1772.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1773.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1773.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1773.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1773.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    1776.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1776.911                          
 clock uncertainty                                      -0.350    1776.561                          

 Setup time                                              0.034    1776.595                          

 Data required time                                               1776.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.595                          
 Data arrival time                                                1774.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 sys_clk                                                 0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1769.990         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.201 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1772.381         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1772.470 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    1773.699         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329    1774.028 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1774.492         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                1774.492         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 sys_clk                                                 0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1770.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    1772.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1772.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1773.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1773.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1773.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1773.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    1776.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1776.911                          
 clock uncertainty                                      -0.350    1776.561                          

 Setup time                                              0.034    1776.595                          

 Data required time                                               1776.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.595                          
 Data arrival time                                                1774.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 sys_clk                                                 0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1769.990         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.201 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1772.381         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1772.470 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    1773.699         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329    1774.028 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1774.492         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                1774.492         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 sys_clk                                                 0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1770.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    1772.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1772.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1773.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1773.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1773.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1773.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    1776.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1776.911                          
 clock uncertainty                                      -0.350    1776.561                          

 Setup time                                              0.034    1776.595                          

 Data required time                                               1776.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.595                          
 Data arrival time                                                1774.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    6732.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    6732.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    6733.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323    6734.032 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    6734.496         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                6734.496         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    6732.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    6732.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    6733.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    6733.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    6733.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    6733.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    6736.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    6736.911                          
 clock uncertainty                                       0.350    6737.261                          

 Hold time                                               0.047    6737.308                          

 Data required time                                               6737.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6737.308                          
 Data arrival time                                                6734.496                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.812                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    6732.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    6732.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    6733.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323    6734.032 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    6734.496         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                6734.496         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    6732.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    6732.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    6733.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    6733.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    6733.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    6733.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    6736.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    6736.911                          
 clock uncertainty                                       0.350    6737.261                          

 Hold time                                               0.047    6737.308                          

 Data required time                                               6737.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6737.308                          
 Data arrival time                                                6734.496                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.812                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    6732.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    6732.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    6733.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323    6734.032 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    6734.496         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                6734.496         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    6732.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    6732.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    6733.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    6733.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    6733.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    6733.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    6736.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    6736.911                          
 clock uncertainty                                       0.350    6737.261                          

 Hold time                                               0.047    6737.308                          

 Data required time                                               6737.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6737.308                          
 Data arrival time                                                6734.496                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.812                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.948 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.553         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       4.796 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.260         ms72xx_ctl/ms7200_ctl/_N58476
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.445 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.158         ms72xx_ctl/ms7200_ctl/_N58483
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.343 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.153         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.338 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.979         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.164 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.769         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.941 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.494         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.494         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.260%), Route: 4.391ns(74.740%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180     102.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134     103.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.619                          
 clock uncertainty                                      -0.150     103.469                          

 Setup time                                             -0.542     102.927                          

 Data required time                                                102.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.927                          
 Data arrival time                                                   9.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.433                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.948 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.553         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       4.796 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.260         ms72xx_ctl/ms7200_ctl/_N58476
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.445 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.158         ms72xx_ctl/ms7200_ctl/_N58483
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.343 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.153         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.338 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.979         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.164 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.769         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.941 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.494         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.494         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.260%), Route: 4.391ns(74.740%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180     102.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134     103.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.619                          
 clock uncertainty                                      -0.150     103.469                          

 Setup time                                             -0.542     102.927                          

 Data required time                                                102.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.927                          
 Data arrival time                                                   9.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.433                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.948 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.553         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       4.796 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.260         ms72xx_ctl/ms7200_ctl/_N58476
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.445 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.158         ms72xx_ctl/ms7200_ctl/_N58483
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       6.343 r       ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.153         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.338 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.979         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.164 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.769         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185       8.954 r       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.507         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258       9.765 f       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.765         ms72xx_ctl/ms7200_ctl/_N62655
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   9.765         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.555%), Route: 4.391ns(71.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180     102.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134     103.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.619                          
 clock uncertainty                                      -0.150     103.469                          

 Setup time                                              0.034     103.503                          

 Data required time                                                103.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.503                          
 Data arrival time                                                   9.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.738                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       3.942 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.406         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.406         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.619                          
 clock uncertainty                                       0.000       3.619                          

 Hold time                                               0.047       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.406         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.406         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.619                          
 clock uncertainty                                       0.000       3.619                          

 Hold time                                               0.047       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.406         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.406         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.619                          
 clock uncertainty                                       0.000       3.619                          

 Hold time                                               0.047       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_out_inst/buff1[0]/CE (GTP_DFF_RE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/pix_cnt[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.038 r       hdmi_out_inst/pix_cnt[0]/Q (GTP_DFF_RE)
                                   net (fanout=79)       1.174       5.212         hdmi_out_inst/pix_cnt [0]
                                                                                   hdmi_out_inst/N250_5/I3 (GTP_LUT4)
                                   td                    0.257       5.469 f       hdmi_out_inst/N250_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.933         hdmi_out_inst/N250
                                                                                   hdmi_out_inst/N353_3/I2 (GTP_LUT3)
                                   td                    0.172       6.105 f       hdmi_out_inst/N353_3/Z (GTP_LUT3)
                                   net (fanout=240)      1.078       7.183         hdmi_out_inst/N353
                                                                           f       hdmi_out_inst/buff1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   7.183         Logic Levels: 2  
                                                                                   Logic: 0.758ns(21.819%), Route: 2.716ns(78.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 sys_clk                                                 0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.730         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.941 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       9.121         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       9.210 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229      10.439         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      10.439                          
 clock uncertainty                                      -0.150      10.289                          

 Setup time                                             -0.542       9.747                          

 Data required time                                                  9.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.747                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.564                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_out_inst/buff1[1]/CE (GTP_DFF_RE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/pix_cnt[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.038 r       hdmi_out_inst/pix_cnt[0]/Q (GTP_DFF_RE)
                                   net (fanout=79)       1.174       5.212         hdmi_out_inst/pix_cnt [0]
                                                                                   hdmi_out_inst/N250_5/I3 (GTP_LUT4)
                                   td                    0.257       5.469 f       hdmi_out_inst/N250_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.933         hdmi_out_inst/N250
                                                                                   hdmi_out_inst/N353_3/I2 (GTP_LUT3)
                                   td                    0.172       6.105 f       hdmi_out_inst/N353_3/Z (GTP_LUT3)
                                   net (fanout=240)      1.078       7.183         hdmi_out_inst/N353
                                                                           f       hdmi_out_inst/buff1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   7.183         Logic Levels: 2  
                                                                                   Logic: 0.758ns(21.819%), Route: 2.716ns(78.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 sys_clk                                                 0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.730         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.941 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       9.121         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       9.210 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229      10.439         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      10.439                          
 clock uncertainty                                      -0.150      10.289                          

 Setup time                                             -0.542       9.747                          

 Data required time                                                  9.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.747                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.564                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_out_inst/buff1[2]/CE (GTP_DFF_RE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/pix_cnt[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.038 r       hdmi_out_inst/pix_cnt[0]/Q (GTP_DFF_RE)
                                   net (fanout=79)       1.174       5.212         hdmi_out_inst/pix_cnt [0]
                                                                                   hdmi_out_inst/N250_5/I3 (GTP_LUT4)
                                   td                    0.257       5.469 f       hdmi_out_inst/N250_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.933         hdmi_out_inst/N250
                                                                                   hdmi_out_inst/N353_3/I2 (GTP_LUT3)
                                   td                    0.172       6.105 f       hdmi_out_inst/N353_3/Z (GTP_LUT3)
                                   net (fanout=240)      1.078       7.183         hdmi_out_inst/N353
                                                                           f       hdmi_out_inst/buff1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   7.183         Logic Levels: 2  
                                                                                   Logic: 0.758ns(21.819%), Route: 2.716ns(78.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 sys_clk                                                 0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.730         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.941 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       9.121         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       9.210 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229      10.439         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      10.439                          
 clock uncertainty                                      -0.150      10.289                          

 Setup time                                             -0.542       9.747                          

 Data required time                                                  9.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.747                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.564                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.032 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.496         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.496         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.000       3.709                          

 Hold time                                               0.047       3.756                          

 Data required time                                                  3.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.756                          
 Data arrival time                                                   4.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.032 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.496         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.496         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.000       3.709                          

 Hold time                                               0.047       3.756                          

 Data required time                                                  3.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.756                          
 Data arrival time                                                   4.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.032 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.496         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.496         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.000       3.709                          

 Hold time                                               0.047       3.756                          

 Data required time                                                  3.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.756                          
 Data arrival time                                                   4.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/b_out[0]/R (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 sys_clk                                                 0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   58802.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134   58803.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329   58803.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   58804.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308   58804.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553   58805.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308   58805.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531   58808.253         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_out_inst/b_out[0]/R (GTP_DFF_R)

 Data arrival time                                               58808.253         Logic Levels: 2  
                                                                                   Logic: 0.945ns(20.393%), Route: 3.689ns(79.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 sys_clk                                                 0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   58802.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229   58803.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/b_out[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   58803.719                          
 clock uncertainty                                      -0.150   58803.569                          

 Setup time                                             -0.346   58803.223                          

 Data required time                                              58803.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58803.223                          
 Data arrival time                                               58808.253                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.030                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/b_out[1]/R (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 sys_clk                                                 0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   58802.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134   58803.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329   58803.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   58804.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308   58804.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553   58805.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308   58805.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531   58808.253         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_out_inst/b_out[1]/R (GTP_DFF_R)

 Data arrival time                                               58808.253         Logic Levels: 2  
                                                                                   Logic: 0.945ns(20.393%), Route: 3.689ns(79.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 sys_clk                                                 0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   58802.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229   58803.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/b_out[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   58803.719                          
 clock uncertainty                                      -0.150   58803.569                          

 Setup time                                             -0.346   58803.223                          

 Data required time                                              58803.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58803.223                          
 Data arrival time                                               58808.253                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.030                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/b_out[2]/R (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 sys_clk                                                 0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   58802.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134   58803.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329   58803.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   58804.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308   58804.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553   58805.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308   58805.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531   58808.253         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_out_inst/b_out[2]/R (GTP_DFF_R)

 Data arrival time                                               58808.253         Logic Levels: 2  
                                                                                   Logic: 0.945ns(20.393%), Route: 3.689ns(79.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 sys_clk                                                 0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   58802.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229   58803.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/b_out[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   58803.719                          
 clock uncertainty                                      -0.150   58803.569                          

 Setup time                                             -0.346   58803.223                          

 Data required time                                              58803.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58803.223                          
 Data arrival time                                               58808.253                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.030                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[0]/D (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_out_inst/hv_cnt_inst/h_count[0]_1/I0 (GTP_LUT4)
                                   td                    0.281       5.064 r       hdmi_out_inst/hv_cnt_inst/h_count[0]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.064         hdmi_out_inst/hv_cnt_inst/h_count[0]_1
                                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[0]/D (GTP_DFF_R)

 Data arrival time                                                   5.064         Logic Levels: 1  
                                                                                   Logic: 0.604ns(41.799%), Route: 0.841ns(58.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Hold time                                               0.039       3.898                          

 Data required time                                                  3.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.898                          
 Data arrival time                                                   5.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.166                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[1]/D (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_out_inst/hv_cnt_inst/h_count[1]_1/I0 (GTP_LUT4)
                                   td                    0.420       5.203 r       hdmi_out_inst/hv_cnt_inst/h_count[1]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.203         hdmi_out_inst/hv_cnt_inst/h_count[1]_1
                                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[1]/D (GTP_DFF_R)

 Data arrival time                                                   5.203         Logic Levels: 1  
                                                                                   Logic: 0.743ns(46.907%), Route: 0.841ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Hold time                                               0.039       3.898                          

 Data required time                                                  3.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.898                          
 Data arrival time                                                   5.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[2]/D (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_out_inst/hv_cnt_inst/h_count[2]_1/I0 (GTP_LUT4)
                                   td                    0.420       5.203 r       hdmi_out_inst/hv_cnt_inst/h_count[2]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.203         hdmi_out_inst/hv_cnt_inst/h_count[2]_1
                                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[2]/D (GTP_DFF_R)

 Data arrival time                                                   5.203         Logic Levels: 1  
                                                                                   Logic: 0.743ns(46.907%), Route: 0.841ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Hold time                                               0.039       3.898                          

 Data required time                                                  3.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.898                          
 Data arrival time                                                   5.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/R (GTP_DFF_RE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    4962.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    4966.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870    4968.110         ddr_init_done    
                                                                                   hdmi_out_inst/N75/I2 (GTP_LUT3)
                                   td                    0.185    4968.295 r       hdmi_out_inst/N75/Z (GTP_LUT3)
                                   net (fanout=1)        0.464    4968.759         hdmi_out_inst/N75
                                                                                   hdmi_out_inst/hv_cnt_inst/N108/I4 (GTP_LUT5)
                                   td                    0.172    4968.931 f       hdmi_out_inst/hv_cnt_inst/N108/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    4969.395         hdmi_out_inst/hv_cnt_inst/N108
                                                                           f       hdmi_out_inst/hv_cnt_inst/vs_out/R (GTP_DFF_RE)

 Data arrival time                                                4969.395         Logic Levels: 2  
                                                                                   Logic: 0.686ns(27.617%), Route: 1.798ns(72.383%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    4962.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4962.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    4963.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/hv_cnt_inst/vs_out/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    4963.719                          
 clock uncertainty                                      -0.150    4963.569                          

 Setup time                                             -0.346    4963.223                          

 Data required time                                               4963.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4963.223                          
 Data arrival time                                                4969.395                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.172                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/hv_cnt_inst/de_out/R (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    4962.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    4966.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870    4968.110         ddr_init_done    
                                                                                   hdmi_out_inst/hv_cnt_inst/N0/I1 (GTP_LUT3)
                                   td                    0.172    4968.282 f       hdmi_out_inst/hv_cnt_inst/N0/Z (GTP_LUT3)
                                   net (fanout=13)       0.641    4968.923         hdmi_out_inst/hv_cnt_inst/N0
                                                                           f       hdmi_out_inst/hv_cnt_inst/de_out/R (GTP_DFF_R)

 Data arrival time                                                4968.923         Logic Levels: 1  
                                                                                   Logic: 0.501ns(24.901%), Route: 1.511ns(75.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    4962.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4962.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    4963.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/hv_cnt_inst/de_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    4963.719                          
 clock uncertainty                                      -0.150    4963.569                          

 Setup time                                             -0.346    4963.223                          

 Data required time                                               4963.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4963.223                          
 Data arrival time                                                4968.923                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.700                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/hv_cnt_inst/hs_out/R (GTP_DFF_R)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    4962.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    4966.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870    4968.110         ddr_init_done    
                                                                                   hdmi_out_inst/hv_cnt_inst/N0/I1 (GTP_LUT3)
                                   td                    0.172    4968.282 f       hdmi_out_inst/hv_cnt_inst/N0/Z (GTP_LUT3)
                                   net (fanout=13)       0.641    4968.923         hdmi_out_inst/hv_cnt_inst/N0
                                                                           f       hdmi_out_inst/hv_cnt_inst/hs_out/R (GTP_DFF_R)

 Data arrival time                                                4968.923         Logic Levels: 1  
                                                                                   Logic: 0.501ns(24.901%), Route: 1.511ns(75.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    4962.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4962.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    4963.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/hv_cnt_inst/hs_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    4963.719                          
 clock uncertainty                                      -0.150    4963.569                          

 Setup time                                             -0.346    4963.223                          

 Data required time                                               4963.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4963.223                          
 Data arrival time                                                4968.923                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.700                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Hold time                                               0.047       3.906                          

 Data required time                                                  3.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.906                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.792                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Hold time                                               0.047       3.906                          

 Data required time                                                  3.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.906                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.792                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Hold time                                               0.047       3.906                          

 Data required time                                                  3.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.906                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.792                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/sel_hdmi_in/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff0[0]/CE (GTP_DFF_RE)
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/sel_hdmi_in/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_in_inst/sel_hdmi_in/Q (GTP_DFF_R)
                                   net (fanout=243)      1.889       6.633         hdmi_in_inst/sel_hdmi_in
                                                                                   hdmi_in_inst/N434_1/I1 (GTP_LUT2)
                                   td                    0.185       6.818 r       hdmi_in_inst/N434_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       7.576         hdmi_in_inst/_N58422
                                                                                   hdmi_in_inst/N1227/I4 (GTP_LUT5)
                                   td                    0.172       7.748 f       hdmi_in_inst/N1227/Z (GTP_LUT5)
                                   net (fanout=24)       0.693       8.441         hdmi_in_inst/N1227
                                                                           f       hdmi_in_inst/buff0[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.441         Logic Levels: 2  
                                                                                   Logic: 0.686ns(17.039%), Route: 3.340ns(82.961%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff0[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   8.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.382                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/sel_hdmi_in/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff0[1]/CE (GTP_DFF_RE)
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/sel_hdmi_in/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_in_inst/sel_hdmi_in/Q (GTP_DFF_R)
                                   net (fanout=243)      1.889       6.633         hdmi_in_inst/sel_hdmi_in
                                                                                   hdmi_in_inst/N434_1/I1 (GTP_LUT2)
                                   td                    0.185       6.818 r       hdmi_in_inst/N434_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       7.576         hdmi_in_inst/_N58422
                                                                                   hdmi_in_inst/N1227/I4 (GTP_LUT5)
                                   td                    0.172       7.748 f       hdmi_in_inst/N1227/Z (GTP_LUT5)
                                   net (fanout=24)       0.693       8.441         hdmi_in_inst/N1227
                                                                           f       hdmi_in_inst/buff0[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.441         Logic Levels: 2  
                                                                                   Logic: 0.686ns(17.039%), Route: 3.340ns(82.961%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff0[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   8.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.382                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/sel_hdmi_in/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff0[2]/CE (GTP_DFF_RE)
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/sel_hdmi_in/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_in_inst/sel_hdmi_in/Q (GTP_DFF_R)
                                   net (fanout=243)      1.889       6.633         hdmi_in_inst/sel_hdmi_in
                                                                                   hdmi_in_inst/N434_1/I1 (GTP_LUT2)
                                   td                    0.185       6.818 r       hdmi_in_inst/N434_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       7.576         hdmi_in_inst/_N58422
                                                                                   hdmi_in_inst/N1227/I4 (GTP_LUT5)
                                   td                    0.172       7.748 f       hdmi_in_inst/N1227/Z (GTP_LUT5)
                                   net (fanout=24)       0.693       8.441         hdmi_in_inst/N1227
                                                                           f       hdmi_in_inst/buff0[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.441         Logic Levels: 2  
                                                                                   Logic: 0.686ns(17.039%), Route: 3.340ns(82.961%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff0[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   8.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.382                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=784)      3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1617)     2.295       7.039         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.039         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.538%), Route: 2.295ns(87.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.784                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1617)     2.295       7.039         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.039         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.538%), Route: 2.295ns(87.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.784                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1617)     2.295       7.039         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.039         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.538%), Route: 2.295ns(87.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.784                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2275)     2.706       9.946         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.840%), Route: 2.706ns(89.160%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.073                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2275)     2.706       9.946         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.840%), Route: 2.706ns(89.160%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.073                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2275)     2.706       9.946         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.840%), Route: 2.706ns(89.160%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.073                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308       4.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308       5.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.253         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   8.253         Logic Levels: 2  
                                                                                   Logic: 0.945ns(20.393%), Route: 3.689ns(79.607%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   8.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.766                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308       4.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308       5.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.253         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.253         Logic Levels: 2  
                                                                                   Logic: 0.945ns(20.393%), Route: 3.689ns(79.607%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   8.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.766                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308       4.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308       5.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.253         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.253         Logic Levels: 2  
                                                                                   Logic: 0.945ns(20.393%), Route: 3.689ns(79.607%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146      16.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   8.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.766                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       init_rst_inst/cnt_rst/cnt[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.495         init_rst_inst/rst_value [3]
                                                                                   init_rst_inst/N4_26/I0 (GTP_LUT4)
                                   td                    0.284       4.779 r       init_rst_inst/N4_26/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.332         _N62666          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I3 (GTP_LUT5)
                                   td                    0.325       5.657 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.188         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   8.188         Logic Levels: 2  
                                                                                   Logic: 0.932ns(20.398%), Route: 3.637ns(79.602%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   8.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.178                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       init_rst_inst/cnt_rst/cnt[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.495         init_rst_inst/rst_value [3]
                                                                                   init_rst_inst/N4_26/I0 (GTP_LUT4)
                                   td                    0.284       4.779 r       init_rst_inst/N4_26/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.332         _N62666          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I3 (GTP_LUT5)
                                   td                    0.325       5.657 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.188         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.188         Logic Levels: 2  
                                                                                   Logic: 0.932ns(20.398%), Route: 3.637ns(79.602%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   8.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.178                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       init_rst_inst/cnt_rst/cnt[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.495         init_rst_inst/rst_value [3]
                                                                                   init_rst_inst/N4_26/I0 (GTP_LUT4)
                                   td                    0.284       4.779 r       init_rst_inst/N4_26/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.332         _N62666          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I3 (GTP_LUT5)
                                   td                    0.325       5.657 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.188         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.188         Logic Levels: 2  
                                                                                   Logic: 0.932ns(20.398%), Route: 3.637ns(79.602%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   8.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.178                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308       4.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       5.414         _N62682          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I4 (GTP_LUT5)
                                   td                    0.308       5.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.253         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   8.253         Logic Levels: 2  
                                                                                   Logic: 0.945ns(20.393%), Route: 3.689ns(79.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180     102.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134     103.619         clk_10M          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.619                          
 clock uncertainty                                      -0.150     103.469                          

 Recovery time                                          -0.542     102.927                          

 Data required time                                                102.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.927                          
 Data arrival time                                                   8.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.674                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       init_rst_inst/cnt_rst/cnt[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.495         init_rst_inst/rst_value [3]
                                                                                   init_rst_inst/N4_26/I0 (GTP_LUT4)
                                   td                    0.284       4.779 r       init_rst_inst/N4_26/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.332         _N62666          
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/I3 (GTP_LUT5)
                                   td                    0.325       5.657 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/Z (GTP_LUT5)
                                   net (fanout=1921)     2.531       8.188         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   8.188         Logic Levels: 2  
                                                                                   Logic: 0.932ns(20.398%), Route: 3.637ns(79.602%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.619                          
 clock uncertainty                                       0.000       3.619                          

 Removal time                                           -0.251       3.368                          

 Data required time                                                  3.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.368                          
 Data arrival time                                                   8.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.820                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 sys_clk                                                 0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   58802.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134   58803.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329   58803.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   58804.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308   58804.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553   58805.414         _N62682          
                                                                                   init_rst_inst/N4_46/I4 (GTP_LUT5)
                                   td                    0.308   58805.722 f       init_rst_inst/N4_46/Z (GTP_LUT5)
                                   net (fanout=55)       1.053   58806.775         rstn             
                                                                                   hdmi_out_inst/N82_inv/I0 (GTP_LUT3)
                                   td                    0.258   58807.033 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810   58807.843         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                               58807.843         Logic Levels: 3  
                                                                                   Logic: 1.203ns(28.480%), Route: 3.021ns(71.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 sys_clk                                                 0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   58802.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229   58803.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   58803.719                          
 clock uncertainty                                      -0.150   58803.569                          

 Recovery time                                          -0.542   58803.027                          

 Data required time                                              58803.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58803.027                          
 Data arrival time                                               58807.843                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.816                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 sys_clk                                                 0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   58802.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134   58803.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329   58803.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   58804.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308   58804.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553   58805.414         _N62682          
                                                                                   init_rst_inst/N4_46/I4 (GTP_LUT5)
                                   td                    0.308   58805.722 f       init_rst_inst/N4_46/Z (GTP_LUT5)
                                   net (fanout=55)       1.053   58806.775         rstn             
                                                                                   hdmi_out_inst/N82_inv/I0 (GTP_LUT3)
                                   td                    0.258   58807.033 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810   58807.843         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                               58807.843         Logic Levels: 3  
                                                                                   Logic: 1.203ns(28.480%), Route: 3.021ns(71.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 sys_clk                                                 0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   58802.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229   58803.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   58803.719                          
 clock uncertainty                                      -0.150   58803.569                          

 Recovery time                                          -0.542   58803.027                          

 Data required time                                              58803.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58803.027                          
 Data arrival time                                               58807.843                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.816                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 sys_clk                                                 0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   58802.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134   58803.619         clk_10M          
                                                                           r       init_rst_inst/cnt_rst/cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329   58803.948 r       init_rst_inst/cnt_rst/cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605   58804.553         init_rst_inst/rst_value [0]
                                                                                   init_rst_inst/N4_42/I4 (GTP_LUT5)
                                   td                    0.308   58804.861 f       init_rst_inst/N4_42/Z (GTP_LUT5)
                                   net (fanout=2)        0.553   58805.414         _N62682          
                                                                                   init_rst_inst/N4_46/I4 (GTP_LUT5)
                                   td                    0.308   58805.722 f       init_rst_inst/N4_46/Z (GTP_LUT5)
                                   net (fanout=55)       1.053   58806.775         rstn             
                                                                                   hdmi_out_inst/N82_inv/I0 (GTP_LUT3)
                                   td                    0.258   58807.033 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810   58807.843         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                               58807.843         Logic Levels: 3  
                                                                                   Logic: 1.203ns(28.480%), Route: 3.021ns(71.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 sys_clk                                                 0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000   58800.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   58801.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180   58802.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   58802.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229   58803.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   58803.719                          
 clock uncertainty                                      -0.150   58803.569                          

 Recovery time                                          -0.542   58803.027                          

 Data required time                                              58803.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58803.027                          
 Data arrival time                                               58807.843                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.816                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_out_inst/N82_inv/I1 (GTP_LUT3)
                                   td                    0.281       5.064 r       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810       5.874         hdmi_out_inst/N82
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   5.874         Logic Levels: 1  
                                                                                   Logic: 0.604ns(26.785%), Route: 1.651ns(73.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Removal time                                           -0.258       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.273                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_out_inst/N82_inv/I1 (GTP_LUT3)
                                   td                    0.281       5.064 r       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810       5.874         hdmi_out_inst/N82
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   5.874         Logic Levels: 1  
                                                                                   Logic: 0.604ns(26.785%), Route: 1.651ns(73.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Removal time                                           -0.258       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.273                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.485 r       pll_top_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=270)      1.134       3.619         clk_10M          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       3.942 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       4.783         _72xx_init_done  
                                                                                   hdmi_out_inst/N82_inv/I1 (GTP_LUT3)
                                   td                    0.281       5.064 r       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810       5.874         hdmi_out_inst/N82
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   5.874         Logic Levels: 1  
                                                                                   Logic: 0.604ns(26.785%), Route: 1.651ns(73.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Removal time                                           -0.258       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.273                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    4962.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    4966.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870    4968.110         ddr_init_done    
                                                                                   hdmi_out_inst/N82_inv/I2 (GTP_LUT3)
                                   td                    0.172    4968.282 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810    4969.092         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                4969.092         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.971%), Route: 1.680ns(77.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    4962.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4962.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    4963.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    4963.719                          
 clock uncertainty                                      -0.150    4963.569                          

 Recovery time                                          -0.542    4963.027                          

 Data required time                                               4963.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4963.027                          
 Data arrival time                                                4969.092                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.065                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    4962.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    4966.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870    4968.110         ddr_init_done    
                                                                                   hdmi_out_inst/N82_inv/I2 (GTP_LUT3)
                                   td                    0.172    4968.282 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810    4969.092         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                4969.092         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.971%), Route: 1.680ns(77.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    4962.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4962.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    4963.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    4963.719                          
 clock uncertainty                                      -0.150    4963.569                          

 Recovery time                                          -0.542    4963.027                          

 Data required time                                               4963.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4963.027                          
 Data arrival time                                                4969.092                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.065                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008    4962.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146    4966.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870    4968.110         ddr_init_done    
                                                                                   hdmi_out_inst/N82_inv/I2 (GTP_LUT3)
                                   td                    0.172    4968.282 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810    4969.092         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                4969.092         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.971%), Route: 1.680ns(77.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    4962.401         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4962.490 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229    4963.719         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    4963.719                          
 clock uncertainty                                      -0.150    4963.569                          

 Recovery time                                          -0.542    4963.027                          

 Data required time                                               4963.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4963.027                          
 Data arrival time                                                4969.092                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.065                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870       8.104         ddr_init_done    
                                                                                   hdmi_out_inst/N82_inv/I2 (GTP_LUT3)
                                   td                    0.172       8.276 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810       9.086         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.759%), Route: 1.680ns(77.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Removal time                                           -0.251       3.608                          

 Data required time                                                  3.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.608                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.478                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870       8.104         ddr_init_done    
                                                                                   hdmi_out_inst/N82_inv/I2 (GTP_LUT3)
                                   td                    0.172       8.276 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810       9.086         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.759%), Route: 1.680ns(77.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Removal time                                           -0.251       3.608                          

 Data required time                                                  3.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.608                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.478                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.709
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870       8.104         ddr_init_done    
                                                                                   hdmi_out_inst/N82_inv/I2 (GTP_LUT3)
                                   td                    0.172       8.276 f       hdmi_out_inst/N82_inv/Z (GTP_LUT3)
                                   net (fanout=33)       0.810       9.086         hdmi_out_inst/N82
                                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.759%), Route: 1.680ns(77.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_sys_clk       
                                                                                   pll_top_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.480 r       pll_top_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=330)      1.229       3.709         nt_pixclk_out    
                                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.709                          
 clock uncertainty                                       0.150       3.859                          

 Removal time                                           -0.251       3.608                          

 Data required time                                                  3.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.608                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.478                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=312)      2.062       9.302         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172       9.474 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      10.565         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.368 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.368         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  13.368         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.169%), Route: 3.153ns(48.831%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870       8.110         ddr_init_done    
                                                                                   init_rst_inst/N1/I1 (GTP_LUT2)
                                   td                    0.172       8.282 f       init_rst_inst/N1/Z (GTP_LUT2)
                                   net (fanout=2)        1.180       9.462         nt_init_done     
                                                                                   init_done_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.265 f       init_done_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.265         init_done        
 init_done                                                                 f       init_done (port) 

 Data arrival time                                                  12.265         Logic Levels: 2  
                                                                                   Logic: 3.304ns(61.711%), Route: 2.050ns(38.289%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_sys_clk       
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         axi_ctrl_inst/HMIC_S_inst/pll_clkin
                                                                                   axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         axi_ctrl_inst/HMIC_S_inst/ddrphy_ioclk_source [0]
                                                                                   axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5187)     3.146       6.911         ddr_clk_100M     
                                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)

                                   tco                   0.329       7.240 r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/Q (GTP_DFF_P)
                                   net (fanout=15)       0.819       8.059         hdmi_in_inst/rd_empty
                                                                                   hdmi_in_inst/N10/I0 (GTP_LUT1)
                                   td                    0.172       8.231 f       hdmi_in_inst/N10/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       9.322         nt_led[3]        
                                                                                   led_obuf[3]/I (GTP_OUTBUF)
                                   td                    2.803      12.125 f       led_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.125         led[3]           
 led[3]                                                                    f       led[3] (port)    

 Data arrival time                                                  12.125         Logic Levels: 2  
                                                                                   Logic: 3.304ns(63.368%), Route: 1.910ns(36.632%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_sda                                                 0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.000       0.000         nt_iic_sda       
                                                                                   ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       ms72xx_ctl.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N0              
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_tx_sda                                              0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_iic_tx_sda    
                                                                                   ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       ms72xx_ctl.iic_tx_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N1              
                                                                           r       ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : de_in (port)
Endpoint    : hdmi_in_inst/pix_cnt[0]/CE (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 de_in                                                   0.000       0.000 r       de_in (port)     
                                   net (fanout=1)        0.000       0.000         de_in            
                                                                                   de_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       de_in_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.320       2.531         nt_led[0]        
                                                                           r       hdmi_in_inst/pix_cnt[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   2.531         Logic Levels: 1  
                                                                                   Logic: 1.211ns(47.847%), Route: 1.320ns(52.153%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.630       1.250           0.620           High Pulse Width                          axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 0.630       1.250           0.620           Low Pulse Width                           axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.467       3.365           0.898           High Pulse Width                          hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
 2.467       3.365           0.898           Low Pulse Width                           hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
 2.467       3.365           0.898           Low Pulse Width                           hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | F:/PDS_DEMO/ObjectRecognition/compile/top_comp.adf               
|            | F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc                   
| Output     | F:/PDS_DEMO/ObjectRecognition/synthesize/top_syn.adf             
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/top_syn.vm              
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/top_controlsets.txt     
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/snr.db                  
|            | F:/PDS_DEMO/ObjectRecognition/synthesize/top.snr                 
+--------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 442 MB
Total CPU  time to synthesize completion : 0h:0m:22s
Process Total CPU  time to synthesize completion : 0h:0m:22s
Total real time to synthesize completion : 0h:0m:25s
