// Seed: 1525187247
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3
);
  integer id_5;
  ;
  assign id_5 = 1;
  assign id_5 = -1;
  final id_5 = 1'b0;
  always id_5 = !-1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  wire id_2,
    output tri1 id_3,
    input  tri0 id_4
);
  wire id_6;
  ;
  logic id_7 = 1;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = id_6;
  logic id_9 = 1;
  wire  id_10;
endmodule
