// Seed: 825711170
program module_0;
  wire id_1;
  assign module_1.type_0 = 0;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri1 id_3
);
  assign id_2 = 1'b0;
  wand id_5 = -1;
  assign id_2 = 1 - -1 - -1;
  module_0 modCall_1 ();
  id_6(
      id_0, id_3, id_1 && id_3
  );
  wire id_7;
  wire id_8;
endmodule
module module_2 ();
  wire id_1;
  always id_2 <= -1;
  wire id_3;
  logic [7:0][-1 'h0] id_4;
  assign id_2 = -1;
endmodule
