// Seed: 2874308540
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output uwire id_3
);
  wire id_5;
  assign id_2 = -1;
  assign id_2 = -1 * id_5 - id_5 + -1;
  wire id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input  wire id_2,
    input  tri1 id_3,
    input  tri1 id_4,
    input  tri0 id_5
);
  wire id_7;
  wire id_8, id_9;
  assign id_0 = -1'b0;
  wire id_10, id_11;
  xor primCall (id_1, id_5, id_8, id_10, id_13, id_9);
  wire id_12, id_13 = -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
