{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 17:38:56 2014 " "Info: Processing started: Tue Feb 25 17:38:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LTM_DE270 -c LTM_DE270 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LTM_DE270 -c LTM_DE270" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Z:/AlteraWork/LTM_REV01/LTM_DE270.bdf " "Warning: Can't analyze file -- file Z:/AlteraWork/LTM_REV01/LTM_DE270.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Z:/AlteraWork/LTM_REV01/SEG7DEC.vhd " "Warning: Can't analyze file -- file Z:/AlteraWork/LTM_REV01/SEG7DEC.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE270_7SEG.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE270_7SEG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_7SEG " "Info: Found entity 1: DE270_7SEG" {  } { { "DE270_7SEG.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/DE270_7SEG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PULSE_EXT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PULSE_EXT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PULSE_EXT-BEHAVIORAL " "Info: Found design unit 1: PULSE_EXT-BEHAVIORAL" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PULSE_EXT " "Info: Found entity 1: PULSE_EXT" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LTM_DE270.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LTM_DE270.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LTM_DE270 " "Info: Found entity 1: LTM_DE270" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LTM_FSM_MCU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LTM_FSM_MCU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LTM_FSM_MCU-BEHAVIORAL " "Info: Found design unit 1: LTM_FSM_MCU-BEHAVIORAL" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LTM_FSM_MCU " "Info: Found entity 1: LTM_FSM_MCU" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV-BEHAVIORAL " "Info: Found design unit 1: CONV-BEHAVIORAL" {  } { { "CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/CONV.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONV " "Info: Found entity 1: CONV" {  } { { "CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/CONV.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_GEN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_GEN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: CLK_GEN-BEHAVIORAL" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/CLK_GEN.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/CLK_GEN.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LTM_DE270 " "Info: Elaborating entity \"LTM_DE270\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE270_7SEG DE270_7SEG:B1 " "Info: Elaborating entity \"DE270_7SEG\" for hierarchy \"DE270_7SEG:B1\"" {  } { { "LTM_DE270.bdf" "B1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 536 2040 2248 840 "B1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7DEC.vhd 2 1 " "Warning: Using design file SEG7DEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7DEC-DATAFLOW " "Info: Found design unit 1: SEG7DEC-DATAFLOW" {  } { { "SEG7DEC.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/SEG7DEC.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Info: Found entity 1: SEG7DEC" {  } { { "SEG7DEC.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/SEG7DEC.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC DE270_7SEG:B1\|SEG7DEC:V9 " "Info: Elaborating entity \"SEG7DEC\" for hierarchy \"DE270_7SEG:B1\|SEG7DEC:V9\"" {  } { { "DE270_7SEG.bdf" "V9" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/DE270_7SEG.bdf" { { 72 464 616 136 "V9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV CONV:inst7 " "Info: Elaborating entity \"CONV\" for hierarchy \"CONV:inst7\"" {  } { { "LTM_DE270.bdf" "inst7" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 536 1672 1848 696 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LTM_FSM_MCU LTM_FSM_MCU:inst5 " "Info: Elaborating entity \"LTM_FSM_MCU\" for hierarchy \"LTM_FSM_MCU:inst5\"" {  } { { "LTM_DE270.bdf" "inst5" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 536 1384 1568 696 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REQ_EXT LTM_FSM_MCU.vhd(165) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(165): signal \"REQ_EXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REQ_EXT LTM_FSM_MCU.vhd(171) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(171): signal \"REQ_EXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(504) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(504): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(515) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(515): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(526) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(526): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(537) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(537): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(548) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(548): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(559) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(559): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(570) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(570): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(581) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(581): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(592) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(592): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(603) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(603): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(614) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(614): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(625) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(625): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_X LTM_FSM_MCU.vhd(671) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(671): signal \"IN_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 671 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(777) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(777): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(788) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(788): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(799) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(799): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(810) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(810): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(821) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(821): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 821 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(832) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(832): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 832 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(843) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(843): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(854) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(854): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(865) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(865): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(876) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(876): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(887) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(887): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 887 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DIN LTM_FSM_MCU.vhd(898) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(898): signal \"ADC_DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 898 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_Y LTM_FSM_MCU.vhd(944) " "Warning (10492): VHDL Process Statement warning at LTM_FSM_MCU.vhd(944): signal \"IN_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 944 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IN_X LTM_FSM_MCU.vhd(391) " "Warning (10631): VHDL Process Statement warning at LTM_FSM_MCU.vhd(391): inferring latch(es) for signal or variable \"IN_X\", which holds its previous value in one or more paths through the process" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT_X LTM_FSM_MCU.vhd(391) " "Warning (10631): VHDL Process Statement warning at LTM_FSM_MCU.vhd(391): inferring latch(es) for signal or variable \"OUT_X\", which holds its previous value in one or more paths through the process" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IN_Y LTM_FSM_MCU.vhd(391) " "Warning (10631): VHDL Process Statement warning at LTM_FSM_MCU.vhd(391): inferring latch(es) for signal or variable \"IN_Y\", which holds its previous value in one or more paths through the process" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT_Y LTM_FSM_MCU.vhd(391) " "Warning (10631): VHDL Process Statement warning at LTM_FSM_MCU.vhd(391): inferring latch(es) for signal or variable \"OUT_Y\", which holds its previous value in one or more paths through the process" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[1\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[1\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[2\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[2\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[3\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[3\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[4\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[4\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[5\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[5\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[6\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[6\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[7\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[7\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[8\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[8\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[9\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[9\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[10\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[10\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[11\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[11\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_Y\[12\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_Y\[12\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[1\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[1\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[2\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[2\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[3\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[3\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[4\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[4\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[5\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[5\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[6\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[6\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[7\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[7\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[8\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[8\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[9\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[9\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[10\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[10\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[11\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[11\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_Y\[12\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_Y\[12\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[1\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[1\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[2\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[2\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[3\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[3\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[4\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[4\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[5\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[5\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[6\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[6\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[7\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[7\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[8\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[8\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[9\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[9\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[10\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[10\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[11\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[11\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_X\[12\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"OUT_X\[12\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[1\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[1\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[2\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[2\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[3\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[3\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[4\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[4\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[5\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[5\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[6\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[6\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[7\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[7\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[8\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[8\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[9\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[9\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[10\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[10\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[11\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[11\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_X\[12\] LTM_FSM_MCU.vhd(391) " "Info (10041): Inferred latch for \"IN_X\[12\]\" at LTM_FSM_MCU.vhd(391)" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst8 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst8\"" {  } { { "LTM_DE270.bdf" "inst8" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 384 1144 1312 480 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PULSE_EXT PULSE_EXT:inst1 " "Info: Elaborating entity \"PULSE_EXT\" for hierarchy \"PULSE_EXT:inst1\"" {  } { { "LTM_DE270.bdf" "inst1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 576 1112 1280 672 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START_Y PULSE_EXT.vhd(50) " "Warning (10492): VHDL Process Statement warning at PULSE_EXT.vhd(50): signal \"START_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE PULSE_EXT.vhd(43) " "Warning (10631): VHDL Process Statement warning at PULSE_EXT.vhd(43): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT PULSE_EXT.vhd(43) " "Warning (10631): VHDL Process Statement warning at PULSE_EXT.vhd(43): inferring latch(es) for signal or variable \"COUNT\", which holds its previous value in one or more paths through the process" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[0\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[0\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[1\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[1\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[2\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[2\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[3\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[3\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[4\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[4\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[5\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[5\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[6\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[6\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"NEXT_STATE\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[12\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[12\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[11\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[11\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[10\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[10\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[9\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[9\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[8\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[8\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[7\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[7\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[6\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[6\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[5\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[5\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[4\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[4\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[3\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[3\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[2\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[2\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[1\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[1\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[12\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[12\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[11\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[11\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[10\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[10\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[9\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[9\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[8\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[8\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[7\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[7\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[6\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[6\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[5\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[5\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[12\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[12\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[11\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[11\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[10\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[10\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[9\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[9\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[8\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[8\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[7\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[7\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[6\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[6\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_Y\[5\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_Y\[5\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[12\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[12\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[11\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[11\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[10\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[10\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[9\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[9\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[8\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[8\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[7\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[7\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[6\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[6\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[5\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[5\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[4\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[4\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[3\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[3\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[2\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[2\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LTM_FSM_MCU:inst5\|OUT_X\[1\] " "Warning: LATCH primitive \"LTM_FSM_MCU:inst5\|OUT_X\[1\]\" is permanently disabled" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 391 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LTM_LCD_SDA_X VCC pin " "Warning: The pin \"LTM_LCD_SDA_X\" is fed by VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 456 1808 1984 472 "LTM_LCD_SDA_X" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LTM_LCD_SDA_X " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"LTM_LCD_SDA_X\" is moved to its source" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 456 1808 1984 472 "LTM_LCD_SDA_X" "" } } } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|NEXT_STATE " "Warning: Latch PULSE_EXT:inst1\|NEXT_STATE has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|CURRENT_STATE " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|CURRENT_STATE" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Latch PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[5\] " "Warning: Latch PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[4\] " "Warning: Latch PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[3\] " "Warning: Latch PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\] " "Warning: Latch PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\] " "Warning: Latch PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\] " "Warning: Latch PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LTM_LCD_SDA_X~synth " "Warning: Node \"LTM_LCD_SDA_X~synth\"" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 456 1808 1984 472 "LTM_LCD_SDA_X" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_GRESET_LZ VCC " "Warning (13410): Pin \"LTM_GRESET_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 472 1808 1984 488 "LTM_GRESET_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_DP_LZ VCC " "Warning (13410): Pin \"HEX1_DP_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 576 2248 2424 592 "HEX1_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_DP_LZ VCC " "Warning (13410): Pin \"HEX2_DP_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 608 2248 2424 624 "HEX2_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_DP_LZ VCC " "Warning (13410): Pin \"HEX3_DP_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 640 2248 2424 656 "HEX3_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_DP_LZ GND " "Warning (13410): Pin \"HEX4_DP_LZ\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 672 2248 2424 688 "HEX4_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_DP_LZ GND " "Warning (13410): Pin \"HEX5_DP_LZ\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 704 2248 2424 720 "HEX5_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_DP_LZ VCC " "Warning (13410): Pin \"HEX6_DP_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 736 2248 2424 752 "HEX6_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_DP_LZ VCC " "Warning (13410): Pin \"HEX7_DP_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 768 2248 2424 784 "HEX7_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_DP_LZ VCC " "Warning (13410): Pin \"HEX8_DP_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 800 2248 2424 816 "HEX8_DP_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "READY_IRQ_LZ VCC " "Warning (13410): Pin \"READY_IRQ_LZ\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 936 1784 1960 952 "READY_IRQ_LZ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_LZ\[7\] GND " "Warning (13410): Pin \"HEX1_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_LZ\[6\] GND " "Warning (13410): Pin \"HEX1_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_LZ\[5\] GND " "Warning (13410): Pin \"HEX1_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_LZ\[4\] GND " "Warning (13410): Pin \"HEX1_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_LZ\[3\] GND " "Warning (13410): Pin \"HEX1_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_LZ\[2\] GND " "Warning (13410): Pin \"HEX1_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_LZ\[1\] VCC " "Warning (13410): Pin \"HEX1_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_LZ\[7\] GND " "Warning (13410): Pin \"HEX2_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_LZ\[6\] GND " "Warning (13410): Pin \"HEX2_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_LZ\[5\] GND " "Warning (13410): Pin \"HEX2_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_LZ\[4\] GND " "Warning (13410): Pin \"HEX2_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_LZ\[3\] GND " "Warning (13410): Pin \"HEX2_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_LZ\[2\] GND " "Warning (13410): Pin \"HEX2_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_LZ\[1\] VCC " "Warning (13410): Pin \"HEX2_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_LZ\[7\] GND " "Warning (13410): Pin \"HEX3_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_LZ\[6\] GND " "Warning (13410): Pin \"HEX3_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_LZ\[5\] GND " "Warning (13410): Pin \"HEX3_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_LZ\[4\] GND " "Warning (13410): Pin \"HEX3_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_LZ\[3\] GND " "Warning (13410): Pin \"HEX3_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_LZ\[2\] GND " "Warning (13410): Pin \"HEX3_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_LZ\[1\] VCC " "Warning (13410): Pin \"HEX3_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_LZ\[7\] GND " "Warning (13410): Pin \"HEX4_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_LZ\[6\] GND " "Warning (13410): Pin \"HEX4_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_LZ\[5\] GND " "Warning (13410): Pin \"HEX4_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_LZ\[4\] GND " "Warning (13410): Pin \"HEX4_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_LZ\[3\] GND " "Warning (13410): Pin \"HEX4_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_LZ\[2\] GND " "Warning (13410): Pin \"HEX4_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4_LZ\[1\] VCC " "Warning (13410): Pin \"HEX4_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_LZ\[7\] GND " "Warning (13410): Pin \"HEX5_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_LZ\[6\] GND " "Warning (13410): Pin \"HEX5_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_LZ\[5\] GND " "Warning (13410): Pin \"HEX5_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_LZ\[4\] GND " "Warning (13410): Pin \"HEX5_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_LZ\[3\] GND " "Warning (13410): Pin \"HEX5_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_LZ\[2\] GND " "Warning (13410): Pin \"HEX5_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5_LZ\[1\] VCC " "Warning (13410): Pin \"HEX5_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_LZ\[7\] GND " "Warning (13410): Pin \"HEX6_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_LZ\[6\] GND " "Warning (13410): Pin \"HEX6_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_LZ\[5\] GND " "Warning (13410): Pin \"HEX6_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_LZ\[4\] GND " "Warning (13410): Pin \"HEX6_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_LZ\[3\] GND " "Warning (13410): Pin \"HEX6_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_LZ\[2\] GND " "Warning (13410): Pin \"HEX6_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6_LZ\[1\] VCC " "Warning (13410): Pin \"HEX6_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_LZ\[7\] GND " "Warning (13410): Pin \"HEX7_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_LZ\[6\] GND " "Warning (13410): Pin \"HEX7_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_LZ\[5\] GND " "Warning (13410): Pin \"HEX7_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_LZ\[4\] GND " "Warning (13410): Pin \"HEX7_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_LZ\[3\] GND " "Warning (13410): Pin \"HEX7_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_LZ\[2\] GND " "Warning (13410): Pin \"HEX7_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7_LZ\[1\] VCC " "Warning (13410): Pin \"HEX7_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_LZ\[7\] GND " "Warning (13410): Pin \"HEX8_LZ\[7\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_LZ\[6\] GND " "Warning (13410): Pin \"HEX8_LZ\[6\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_LZ\[5\] GND " "Warning (13410): Pin \"HEX8_LZ\[5\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_LZ\[4\] GND " "Warning (13410): Pin \"HEX8_LZ\[4\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_LZ\[3\] GND " "Warning (13410): Pin \"HEX8_LZ\[3\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_LZ\[2\] GND " "Warning (13410): Pin \"HEX8_LZ\[2\]\" is stuck at GND" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX8_LZ\[1\] VCC " "Warning (13410): Pin \"HEX8_LZ\[1\]\" is stuck at VCC" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CX2_15 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CX2_15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.WAIT1 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.WAIT1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.WAIT2 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.WAIT2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.WAIT3 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.WAIT3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.C_SSY " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.C_SSY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_0 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_1 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_2 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_3 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_4 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_5 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_6 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_7 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_8 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_9 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_10 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_11 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_12 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_13 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CYS_13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CY2_14 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CY2_14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.CY2_15 " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CY2_15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.READYWAIT " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.READYWAIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.READYPULSE " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.READYPULSE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LTM_FSM_MCU:inst5\|CURRENT_STATE.FINISH " "Info: Register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.FINISH\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_LY " "Warning (15610): No output dependent on input pin \"KEY1_LY\"" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 648 768 936 664 "KEY1_LY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LTM_ADC_IRQ_LY " "Warning (15610): No output dependent on input pin \"LTM_ADC_IRQ_LY\"" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 488 768 936 504 "LTM_ADC_IRQ_LY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LTM_ADC_BUSY_Y " "Warning (15610): No output dependent on input pin \"LTM_ADC_BUSY_Y\"" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 552 768 936 568 "LTM_ADC_BUSY_Y" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LTM_ADC_DOUT_Y " "Warning (15610): No output dependent on input pin \"LTM_ADC_DOUT_Y\"" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 520 768 936 536 "LTM_ADC_DOUT_Y" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Info: Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Info: Implemented 69 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info: Implemented 109 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 17:38:58 2014 " "Info: Processing ended: Tue Feb 25 17:38:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
