<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>LLC(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">LLC(1)</td>
    <td class="head-vol">LLVM</td>
    <td class="head-rtitle">LLC(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
llc - LLVM static compiler
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>llc</b> [<i>options</i>] [<i>filename</i>]
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
The <b>llc</b> command compiles LLVM source inputs into assembly language for a
  specified architecture. The assembly language output can then be passed
  through a native assembler and linker to generate a native executable.
<div style="height: 1.00em;">&#x00A0;</div>
The choice of architecture for the output assembly code is automatically
  determined from the input file, unless the <b>-march</b> option is used to
  override the default.
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
If <b>filename</b> is &quot;<b>-</b>&quot; or omitted, <b>llc</b> reads from
  standard input. Otherwise, it will from <b>filename</b>. Inputs can be in
  either the LLVM assembly language format ( <b>.ll</b>) or the LLVM bitcode
  format ( <b>.bc</b>).
<div style="height: 1.00em;">&#x00A0;</div>
If the <b>-o</b> option is omitted, then <b>llc</b> will send its output to
  standard output if the input is from standard input. If the <b>-o</b> option
  specifies &quot; <b>-</b>&quot;, then the output will also be sent to standard
  output.
<div style="height: 1.00em;">&#x00A0;</div>
If no <b>-o</b> option is specified and an input file other than
  &quot;<b>-</b>&quot; is specified, then <b>llc</b> creates the output filename
  by taking the input filename, removing any existing <b>.bc</b> extension, and
  adding a <b>.s</b> suffix.
<div style="height: 1.00em;">&#x00A0;</div>
Other <b>llc</b> options are described below.
<h2 class="Ss" title="Ss" id="End-user_Options"><a class="selflink" href="#End-user_Options">End-user
  Options</a></h2>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-help</b></dt>
  <dd class="It-tag">Print a summary of command line options.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-O=uint</b></dt>
  <dd class="It-tag">Generate code at different optimization levels. These
      correspond to the <b>-O0</b>, <b>-O1</b>, <b>-O2</b>, and <b>-O3</b>
      optimization levels used by <b>clang</b>.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mtriple=&lt;target triple&gt;</b></dt>
  <dd class="It-tag">Override the target triple specified in the input file with
      the specified string.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=&lt;arch&gt;</b></dt>
  <dd class="It-tag">Specify the architecture for which to generate assembly,
      overriding the target encoded in the input file. See the output of <b>llc
      -help</b> for a list of valid architectures. By default this is inferred
      from the target triple or autodetected to the current architecture.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=&lt;cpuname&gt;</b></dt>
  <dd class="It-tag">Specify a specific chip in the current architecture to
      generate code for. By default this is inferred from the target triple and
      autodetected to the current architecture. For a list of available CPUs,
      use:</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
llvm-as &lt; /dev/null | llc -march=xyz -mcpu=help
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-filetype=&lt;output file type&gt;</b></dt>
  <dd class="It-tag">Specify what kind of output <b>llc</b> should generated.
      Options are: <b>asm</b> for textual assembly ( <b>'.s'</b>), <b>obj</b>
      for native object files ( <b>'.o'</b>) and <b>null</b> for not emitting
      anything (for performance testing).
    <div style="height: 1.00em;">&#x00A0;</div>
    Note that not all targets support all options.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mattr=a1,+a2,-a3,...</b></dt>
  <dd class="It-tag">Override or control specific attributes of the target, such
      as whether SIMD operations are enabled or not. The default set of
      attributes is set by the current CPU. For a list of available attributes,
      use:</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
llvm-as &lt; /dev/null | llc -march=xyz -mattr=help
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--disable-fp-elim</b></dt>
  <dd class="It-tag">Disable frame pointer elimination optimization.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--disable-excess-fp-precision</b></dt>
  <dd class="It-tag">Disable optimizations that may produce excess precision for
      floating point. Note that this option can dramatically slow down code on
      some systems (e.g. X86).</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--enable-no-infs-fp-math</b></dt>
  <dd class="It-tag">Enable optimizations that assume no Inf values.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--enable-no-nans-fp-math</b></dt>
  <dd class="It-tag">Enable optimizations that assume no NAN values.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--enable-unsafe-fp-math</b></dt>
  <dd class="It-tag">Enable optimizations that make unsafe assumptions about
      IEEE math (e.g. that addition is associative) or may not work for all
      input ranges. These optimizations allow the code generator to make use of
      some instructions which would otherwise not be usable (such as <b>fsin</b>
      on X86).</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--stats</b></dt>
  <dd class="It-tag">Print statistics recorded by code-generation passes.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--time-passes</b></dt>
  <dd class="It-tag">Record the amount of time needed for each pass and print a
      report to standard error.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--load=&lt;dso_path&gt;</b></dt>
  <dd class="It-tag">Dynamically load <b>dso_path</b> (a path to a dynamically
      shared object) that implements an LLVM target. This will permit the target
      name to be used with the <b>-march</b> option so that code can be
      generated for that target.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-meabi=[default|gnu|4|5]</b></dt>
  <dd class="It-tag">Specify which EABI version should conform to. Valid EABI
      versions are <i>gnu</i>, <i>4</i> and <i>5</i>. Default value
      (<i>default</i>) depends on the triple.</dd>
</dl>
</div>
<br/>
<h2 class="Ss" title="Ss" id="Tuning/Configuration_Options"><a class="selflink" href="#Tuning/Configuration_Options">Tuning/Configuration
  Options</a></h2>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--print-machineinstrs</b></dt>
  <dd class="It-tag">Print generated machine code between compilation phases
      (useful for debugging).</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--regalloc=&lt;allocator&gt;</b></dt>
  <dd class="It-tag">Specify the register allocator to use. Valid register
      allocators are:
    <div style="height: 1.00em;">&#x00A0;</div>
     <i>basic</i></dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">Basic register allocator.</div>
<br/>
</div>
<br/>
<div style="height: 1.00em;">&#x00A0;</div>
<i>fast</i>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">Fast register allocator. It is the default for
  unoptimized code.</div>
<br/>
</div>
<br/>
<div style="height: 1.00em;">&#x00A0;</div>
<i>greedy</i>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">Greedy register allocator. It is the default
  for optimized code.</div>
<br/>
</div>
<br/>
<div style="height: 1.00em;">&#x00A0;</div>
<i>pbqp</i>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">Register allocator based on 'Partitioned
  Boolean Quadratic Programming'.</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--spiller=&lt;spiller&gt;</b></dt>
  <dd class="It-tag">Specify the spiller to use for register allocators that
      support it. Currently this option is used only by the linear scan register
      allocator. The default <b>spiller</b> is <i>local</i>. Valid spillers are:
    <div style="height: 1.00em;">&#x00A0;</div>
     <i>simple</i></dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">Simple spiller</div>
<br/>
</div>
<br/>
<div style="height: 1.00em;">&#x00A0;</div>
<i>local</i>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">Local spiller</div>
<br/>
</div>
<br/>
</div>
<br/>
<h2 class="Ss" title="Ss" id="Intel_IA-32-specific_Options"><a class="selflink" href="#Intel_IA-32-specific_Options">Intel
  IA-32-specific Options</a></h2>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>--x86-asm-syntax=[att|intel]</b></dt>
  <dd class="It-tag">Specify whether to emit assembly code in AT&amp;T syntax
      (the default) or Intel syntax.</dd>
</dl>
</div>
<br/>
<h1 class="Sh" title="Sh" id="EXIT_STATUS"><a class="selflink" href="#EXIT_STATUS">EXIT
  STATUS</a></h1>
If <b>llc</b> succeeds, it will exit with 0. Otherwise, if an error occurs, it
  will exit with a non-zero value.
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
lli
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
Maintained by The LLVM Team (http://llvm.org/).
<h1 class="Sh" title="Sh" id="COPYRIGHT"><a class="selflink" href="#COPYRIGHT">COPYRIGHT</a></h1>
2003-2017, LLVM Project</div>
<table class="foot">
  <tr>
    <td class="foot-date">2017-03-13</td>
    <td class="foot-os">3.8</td>
  </tr>
</table>
</body>
</html>
