`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 1
 

`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
 
 
 
 
 
 
 
 

`line 12 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
 

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
 
 
 

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
 
 
 
 
 
 
 
 
 
 
 
 
 

`line 32 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
 
 
 

`line 36 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
 
 
 
 
 

`line 42 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
 
`line 42 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 1
 
`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0

`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
 
 
 
 
 
 
 

`line 13 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 

`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
















`line 34 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 


`line 38 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 







`line 47 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 78 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 








`line 87 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 













`line 101 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 113 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 125 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 141 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 









`line 168 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 183 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 199 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 






`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 2
`line 42 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0


`line 44 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
module fpnew_sdotp_multi #(
   
  parameter fpnew_pkg::fmt_logic_t   SrcDotpFpFmtConfig = '1,  
                                                               
  parameter fpnew_pkg::fmt_logic_t   DstDotpFpFmtConfig = '1,  
                                                               
  parameter int unsigned             NumPipeRegs = 0,
  parameter fpnew_pkg::pipe_config_t PipeConfig  = fpnew_pkg::BEFORE,
  parameter type                     TagType     = logic,
  parameter type                     AuxType     = logic,
 
  localparam int unsigned SRC_WIDTH = fpnew_pkg::max_fp_width(SrcDotpFpFmtConfig),
  localparam int unsigned DST_WIDTH = fpnew_pkg::max_fp_width(DstDotpFpFmtConfig),  
  localparam int unsigned NUM_FORMATS = fpnew_pkg::NUM_FP_FORMATS
) (
  input  logic                        clk_i,
  input  logic                        rst_ni,
   
   
   
   
  input  logic [DST_WIDTH-1:0]        operand_a_i,
  input  logic [SRC_WIDTH-1:0]        operand_b_i,
  input  logic [DST_WIDTH-1:0]        operand_c_i,
  input  logic [SRC_WIDTH-1:0]        operand_d_i,
  input  logic [DST_WIDTH-1:0]        dst_operands_i,  
  input  logic [NUM_FORMATS-1:0][4:0] is_boxed_i,      
  input  fpnew_pkg::roundmode_e       rnd_mode_i,
  input  fpnew_pkg::operation_e       op_i,
  input  logic                        op_mod_i,
  input  fpnew_pkg::fp_format_e       src_fmt_i,  
  input  fpnew_pkg::fp_format_e       dst_fmt_i,  
  input  TagType                      tag_i,
  input  AuxType                      aux_i,
   
  input  logic                        in_valid_i,
  output logic                        in_ready_o,
  input  logic                        flush_i,
   
  output logic [DST_WIDTH-1:0]        result_o,
  output fpnew_pkg::status_t          status_o,
  output logic                        extension_bit_o,
  output TagType                      tag_o,
  output AuxType                      aux_o,
   
  output logic                        out_valid_o,
  input  logic                        out_ready_i,
   
  output logic                        busy_o
);

`line 95 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
  localparam fpnew_pkg::fp_encoding_t SUPER_FORMAT = fpnew_pkg::super_format(SrcDotpFpFmtConfig);
  localparam fpnew_pkg::fp_encoding_t SUPER_DST_FORMAT = fpnew_pkg::super_format(DstDotpFpFmtConfig);

`line 102 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  localparam int unsigned SUPER_EXP_BITS = SUPER_FORMAT.exp_bits;
  localparam int unsigned SUPER_MAN_BITS = SUPER_FORMAT.man_bits;
  localparam int unsigned SUPER_DST_EXP_BITS = SUPER_DST_FORMAT.exp_bits;
  localparam int unsigned SUPER_DST_MAN_BITS = fpnew_pkg::maximum(SUPER_DST_FORMAT.man_bits, 2*SUPER_MAN_BITS + 1);

`line 107 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  localparam int unsigned PRECISION_BITS = SUPER_MAN_BITS + 1;
   
  localparam int unsigned DST_PRECISION_BITS = SUPER_DST_MAN_BITS + 1;
  localparam int unsigned ADDITIONAL_PRECISION_BITS = fpnew_pkg::maximum(DST_PRECISION_BITS - 2 * PRECISION_BITS, 0);
   
  localparam int unsigned LZC_SUM_WIDTH  = 2*DST_PRECISION_BITS + PRECISION_BITS + 5;
  localparam int unsigned LZC_RESULT_WIDTH = $clog2(LZC_SUM_WIDTH);

`line 116 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
  localparam int unsigned EXP_WIDTH = unsigned'(fpnew_pkg::maximum(SUPER_EXP_BITS + 2, LZC_RESULT_WIDTH));
  localparam int unsigned DST_EXP_WIDTH = unsigned'(fpnew_pkg::maximum(SUPER_DST_EXP_BITS + 2, LZC_RESULT_WIDTH));
   
  localparam int unsigned SHIFT_AMOUNT_WIDTH = $clog2(2*DST_PRECISION_BITS+PRECISION_BITS+4);
  localparam int unsigned DST_SHIFT_AMOUNT_WIDTH = $clog2(2*DST_PRECISION_BITS+PRECISION_BITS+5);
   
  localparam NUM_INP_REGS = PipeConfig == fpnew_pkg::BEFORE
                            ? NumPipeRegs
                            : (PipeConfig == fpnew_pkg::DISTRIBUTED
                               ? ((NumPipeRegs + 1) / 3)  
                               : 0);  
  localparam NUM_MID_REGS = PipeConfig == fpnew_pkg::INSIDE
                          ? NumPipeRegs
                          : (PipeConfig == fpnew_pkg::DISTRIBUTED
                             ? ((NumPipeRegs + 2) / 3)  
                             : 0);  
  localparam NUM_OUT_REGS = PipeConfig == fpnew_pkg::AFTER
                            ? NumPipeRegs
                            : (PipeConfig == fpnew_pkg::DISTRIBUTED
                               ? (NumPipeRegs / 3)  
                               : 0);  

`line 140 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  typedef struct packed {
    logic                      sign;
    logic [SUPER_EXP_BITS-1:0] exponent;
    logic [SUPER_MAN_BITS-1:0] mantissa;
  } fp_src_t;
  typedef struct packed {
    logic                          sign;
    logic [SUPER_DST_EXP_BITS-1:0] exponent;
    logic [SUPER_DST_MAN_BITS-1:0] mantissa;
  } fp_dst_t;

`line 154 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
  logic [DST_WIDTH-1:0]  operand_a_q;
  logic [SRC_WIDTH-1:0]  operand_b_q;
  logic [DST_WIDTH-1:0]  operand_c_q;
  logic [SRC_WIDTH-1:0]  operand_d_q;
  logic [DST_WIDTH-1:0]  dst_operands_q;
  fpnew_pkg::fp_format_e src_fmt_q;
  fpnew_pkg::fp_format_e dst_fmt_q;

`line 166 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  logic                  [0:NUM_INP_REGS][DST_WIDTH-1:0]        inp_pipe_operand_a_q;
  logic                  [0:NUM_INP_REGS][SRC_WIDTH-1:0]        inp_pipe_operand_b_q;
  logic                  [0:NUM_INP_REGS][DST_WIDTH-1:0]        inp_pipe_operand_c_q;
  logic                  [0:NUM_INP_REGS][SRC_WIDTH-1:0]        inp_pipe_operand_d_q;
  logic                  [0:NUM_INP_REGS][DST_WIDTH-1:0]        inp_pipe_dst_operands_q;
  logic                  [0:NUM_INP_REGS][NUM_FORMATS-1:0][4:0] inp_pipe_is_boxed_q;
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                       inp_pipe_rnd_mode_q;
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                       inp_pipe_op_q;
  logic                  [0:NUM_INP_REGS]                       inp_pipe_op_mod_q;
  fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_src_fmt_q;
  fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_dst_fmt_q;
  TagType                [0:NUM_INP_REGS]                       inp_pipe_tag_q;
  AuxType                [0:NUM_INP_REGS]                       inp_pipe_aux_q;
  logic                  [0:NUM_INP_REGS]                       inp_pipe_valid_q;
   
  logic [0:NUM_INP_REGS] inp_pipe_ready;

`line 184 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign inp_pipe_operand_a_q[0]    = operand_a_i;
  assign inp_pipe_operand_b_q[0]    = operand_b_i;
  assign inp_pipe_operand_c_q[0]    = operand_c_i;
  assign inp_pipe_operand_d_q[0]    = operand_d_i;
  assign inp_pipe_dst_operands_q[0] = dst_operands_i;
  assign inp_pipe_is_boxed_q[0]     = is_boxed_i;
  assign inp_pipe_rnd_mode_q[0]     = rnd_mode_i;
  assign inp_pipe_op_q[0]           = op_i;
  assign inp_pipe_op_mod_q[0]       = op_mod_i;
  assign inp_pipe_src_fmt_q[0]      = src_fmt_i;
  assign inp_pipe_dst_fmt_q[0]      = dst_fmt_i;
  assign inp_pipe_tag_q[0]          = tag_i;
  assign inp_pipe_aux_q[0]          = aux_i;
  assign inp_pipe_valid_q[0]        = in_valid_i;
   
  assign in_ready_o = inp_pipe_ready[0];
   
  for (genvar i = 0; i < NUM_INP_REGS; i++) begin : gen_input_pipeline
     
    logic reg_ena;
     
     
     
    assign inp_pipe_ready[i] = inp_pipe_ready[i+1] | ~inp_pipe_valid_q[i+1];
     
    
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                                      
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                  
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                                                     
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                 
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (!rst_ni) begin                                                   
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_valid_q[i+1] <= (1'b0);                                              
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                         
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_valid_q[i+1] <= (flush_i) ? (1'b0) : (inp_pipe_ready[i]) ? (inp_pipe_valid_q[i]) : (inp_pipe_valid_q[i+1]);       
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                    
`line 210 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
     
    assign reg_ena = inp_pipe_ready[i] & inp_pipe_valid_q[i];
     
    
`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_a_q[i+1] <= ('0);                                                                 
`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_a_q[i+1] <= (reg_ena) ? (inp_pipe_operand_a_q[i]) : (inp_pipe_operand_a_q[i+1]);                                                        
`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 215 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 215 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 215 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_b_q[i+1] <= ('0);                                                                 
`line 215 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 215 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_b_q[i+1] <= (reg_ena) ? (inp_pipe_operand_b_q[i]) : (inp_pipe_operand_b_q[i+1]);                                                        
`line 215 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 215 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_c_q[i+1] <= ('0);                                                                 
`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_c_q[i+1] <= (reg_ena) ? (inp_pipe_operand_c_q[i]) : (inp_pipe_operand_c_q[i+1]);                                                        
`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 217 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 217 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 217 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_d_q[i+1] <= ('0);                                                                 
`line 217 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 217 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_operand_d_q[i+1] <= (reg_ena) ? (inp_pipe_operand_d_q[i]) : (inp_pipe_operand_d_q[i+1]);                                                        
`line 217 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 217 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 218 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 218 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 218 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_dst_operands_q[i+1] <= ('0);                                                                 
`line 218 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 218 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_dst_operands_q[i+1] <= (reg_ena) ? (inp_pipe_dst_operands_q[i]) : (inp_pipe_dst_operands_q[i+1]);                                                        
`line 218 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 218 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 219 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 219 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 219 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_is_boxed_q[i+1] <= ('0);                                                                 
`line 219 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 219 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_is_boxed_q[i+1] <= (reg_ena) ? (inp_pipe_is_boxed_q[i]) : (inp_pipe_is_boxed_q[i+1]);                                                        
`line 219 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 219 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 220 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 220 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 220 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_rnd_mode_q[i+1] <= (fpnew_pkg::RNE);                                                                 
`line 220 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 220 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_rnd_mode_q[i+1] <= (reg_ena) ? (inp_pipe_rnd_mode_q[i]) : (inp_pipe_rnd_mode_q[i+1]);                                                        
`line 220 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 220 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_op_q[i+1] <= (fpnew_pkg::SDOTP);                                                                 
`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_op_q[i+1] <= (reg_ena) ? (inp_pipe_op_q[i]) : (inp_pipe_op_q[i+1]);                                                        
`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 222 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 222 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 222 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_op_mod_q[i+1] <= ('0);                                                                 
`line 222 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 222 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_op_mod_q[i+1] <= (reg_ena) ? (inp_pipe_op_mod_q[i]) : (inp_pipe_op_mod_q[i+1]);                                                        
`line 222 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 222 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_src_fmt_q[i+1] <= (fpnew_pkg::FP8);                                                                 
`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_src_fmt_q[i+1] <= (reg_ena) ? (inp_pipe_src_fmt_q[i]) : (inp_pipe_src_fmt_q[i+1]);                                                        
`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 224 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 224 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 224 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_dst_fmt_q[i+1] <= (fpnew_pkg::FP16);                                                                 
`line 224 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 224 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_dst_fmt_q[i+1] <= (reg_ena) ? (inp_pipe_dst_fmt_q[i]) : (inp_pipe_dst_fmt_q[i+1]);                                                        
`line 224 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 224 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 225 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 225 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 225 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_tag_q[i+1] <= (TagType'('0));                                                                 
`line 225 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 225 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_tag_q[i+1] <= (reg_ena) ? (inp_pipe_tag_q[i]) : (inp_pipe_tag_q[i+1]);                                                        
`line 225 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 225 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_aux_q[i+1] <= (AuxType'('0));                                                                 
`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      inp_pipe_aux_q[i+1] <= (reg_ena) ? (inp_pipe_aux_q[i]) : (inp_pipe_aux_q[i+1]);                                                        
`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
  end
   
  assign operand_a_q    = inp_pipe_operand_a_q[NUM_INP_REGS];
  assign operand_b_q    = inp_pipe_operand_b_q[NUM_INP_REGS];
  assign operand_c_q    = inp_pipe_operand_c_q[NUM_INP_REGS];
  assign operand_d_q    = inp_pipe_operand_d_q[NUM_INP_REGS];
  assign dst_operands_q = inp_pipe_dst_operands_q[NUM_INP_REGS];
  assign src_fmt_q      = inp_pipe_src_fmt_q[NUM_INP_REGS];
  assign dst_fmt_q      = inp_pipe_dst_fmt_q[NUM_INP_REGS];

`line 237 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic [3:0][SRC_WIDTH-1:0] operands_post_inp_pipe;
   
  for (genvar i = 0; i < SRC_WIDTH; i++) begin : gen_op_assign
    assign operands_post_inp_pipe[3][i] = operand_d_q[i];
    assign operands_post_inp_pipe[2][i] = operand_c_q[i];
    assign operands_post_inp_pipe[1][i] = operand_b_q[i];
    assign operands_post_inp_pipe[0][i] = operand_a_q[i];
  end

`line 246 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   

`line 250 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic        [NUM_FORMATS-1:0][3:0]                     fmt_sign;
  logic signed [NUM_FORMATS-1:0][3:0][SUPER_EXP_BITS-1:0] fmt_exponent;
  logic        [NUM_FORMATS-1:0][3:0][SUPER_MAN_BITS-1:0] fmt_mantissa;

`line 257 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  fpnew_pkg::fp_info_t [NUM_FORMATS-1:0][4:0] info_q;
  fpnew_pkg::fp_info_t [NUM_FORMATS-1:0][1:0] info_vsum_q;

`line 260 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : fmt_src_init_inputs
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 267 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (SrcDotpFpFmtConfig[fmt]) begin : active_src_format
      logic [3:0][FP_WIDTH-1:0] trimmed_ops;

`line 270 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
       
      fpnew_classifier #(
        .FpFormat    ( fpnew_pkg::fp_format_e'(fmt) ),
        .NumOperands ( 4                            )
      ) i_fpnew_classifier (
        .operands_i  ( trimmed_ops                                 ),
        .is_boxed_i  ( inp_pipe_is_boxed_q[NUM_INP_REGS][fmt][3:0] ),
        .info_o      ( info_q[fmt][3:0]                            )
      );
      for (genvar op = 0; op < 4; op++) begin : gen_operands
        assign trimmed_ops[op]       = operands_post_inp_pipe[op][FP_WIDTH-1:0];
        assign fmt_sign[fmt][op]     = operands_post_inp_pipe[op][FP_WIDTH-1];
        assign fmt_exponent[fmt][op] = signed'({1'b0, operands_post_inp_pipe[op][MAN_BITS+:EXP_BITS]});
        assign fmt_mantissa[fmt][op] = {info_q[fmt][op].is_normal, operands_post_inp_pipe[op][MAN_BITS-1:0]} <<
                                       (SUPER_MAN_BITS - MAN_BITS);  
      end
    end else begin : inactive_src_format
      assign info_q[fmt][3:0]  = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_sign[fmt]     = fpnew_pkg::DONT_CARE;              
      assign fmt_exponent[fmt] = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_mantissa[fmt] = '{default: fpnew_pkg::DONT_CARE};  
    end
  end

`line 294 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic        [NUM_FORMATS-1:0][1:0]                         fmt_vsum_sign;
  logic signed [NUM_FORMATS-1:0][1:0][SUPER_DST_EXP_BITS-1:0] fmt_vsum_exponent;
  logic        [NUM_FORMATS-1:0][1:0][SUPER_DST_MAN_BITS-1:0] fmt_vsum_mantissa;

`line 301 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : fmt_vsum_init_inputs
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 308 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (DstDotpFpFmtConfig[fmt]) begin : active_vsum_format
      logic [1:0][FP_WIDTH-1:0] trimmed_vsum_ops;
      logic [1:0]               vsum_ops_is_boxed;

`line 312 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      assign vsum_ops_is_boxed = {inp_pipe_is_boxed_q[NUM_INP_REGS][fmt][2],
                                  inp_pipe_is_boxed_q[NUM_INP_REGS][fmt][0]};

`line 315 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
       
      fpnew_classifier #(
        .FpFormat    ( fpnew_pkg::fp_format_e'(fmt) ),
        .NumOperands ( 2                            )
      ) i_fpnew_classifier (
        .operands_i  ( trimmed_vsum_ops  ),
        .is_boxed_i  ( vsum_ops_is_boxed ),
        .info_o      ( info_vsum_q[fmt]  )
      );
      assign trimmed_vsum_ops          = {operand_c_q[FP_WIDTH-1:0], operand_a_q[FP_WIDTH-1:0]};
      assign fmt_vsum_sign[fmt]        = {operand_c_q[FP_WIDTH-1], operand_a_q[FP_WIDTH-1]};
      assign fmt_vsum_exponent[fmt][1] = signed'({1'b0, operand_c_q[MAN_BITS+:EXP_BITS]});
      assign fmt_vsum_exponent[fmt][0] = signed'({1'b0, operand_a_q[MAN_BITS+:EXP_BITS]});
      assign fmt_vsum_mantissa[fmt][1] = {info_vsum_q[fmt][1].is_normal, operand_c_q[MAN_BITS-1:0]}
                                         << (SUPER_DST_MAN_BITS - MAN_BITS);
      assign fmt_vsum_mantissa[fmt][0] = {info_vsum_q[fmt][0].is_normal, operand_a_q[MAN_BITS-1:0]}
                                         << (SUPER_DST_MAN_BITS - MAN_BITS);
    end else begin : inactive_dst_format
      assign info_vsum_q[fmt]       = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_vsum_sign[fmt]     = fpnew_pkg::DONT_CARE;              
      assign fmt_vsum_exponent[fmt] = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_vsum_mantissa[fmt] = '{default: fpnew_pkg::DONT_CARE};  
    end
  end

`line 340 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic        [NUM_FORMATS-1:0]                         fmt_dst_sign;
  logic signed [NUM_FORMATS-1:0][SUPER_DST_EXP_BITS-1:0] fmt_dst_exponent;
  logic        [NUM_FORMATS-1:0][SUPER_DST_MAN_BITS-1:0] fmt_dst_mantissa;

`line 347 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : fmt_dst_init_inputs
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 354 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (DstDotpFpFmtConfig[fmt]) begin : active_dst_format
      logic [FP_WIDTH-1:0] trimmed_dst_ops;

`line 357 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
       
      fpnew_classifier #(
        .FpFormat    ( fpnew_pkg::fp_format_e'(fmt) ),
        .NumOperands ( 1                            )
      ) i_fpnew_classifier (
        .operands_i ( trimmed_dst_ops                           ),
        .is_boxed_i ( inp_pipe_is_boxed_q[NUM_INP_REGS][fmt][4] ),
        .info_o     ( info_q[fmt][4]                            )
      );
      assign trimmed_dst_ops       = dst_operands_q[FP_WIDTH-1:0];
      assign fmt_dst_sign[fmt]     = dst_operands_q[FP_WIDTH-1];
      assign fmt_dst_exponent[fmt] = signed'({1'b0, dst_operands_q[MAN_BITS+:EXP_BITS]});
      assign fmt_dst_mantissa[fmt] = {info_q[fmt][4].is_normal, dst_operands_q[MAN_BITS-1:0]}
                                      << (SUPER_DST_MAN_BITS - MAN_BITS);  
    end else begin : inactive_dst_format
      assign info_q[fmt][4]        = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_dst_sign[fmt]     = fpnew_pkg::DONT_CARE;              
      assign fmt_dst_exponent[fmt] = '{default: fpnew_pkg::DONT_CARE};  
      assign fmt_dst_mantissa[fmt] = '{default: fpnew_pkg::DONT_CARE};  
    end
  end

`line 379 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  fp_src_t             operand_a, operand_b, operand_c, operand_d;
  fp_dst_t             operand_e;
  fp_dst_t             operand_a_vsum, operand_c_vsum;
  fpnew_pkg::fp_info_t info_a, info_b, info_c, info_d, info_e;
  logic                a_sign, c_sign;

`line 385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
   
   
   
   
   
   
   
  always_comb begin : op_select
     
    operand_a = {fmt_sign[src_fmt_q][0], fmt_exponent[src_fmt_q][0], fmt_mantissa[src_fmt_q][0]};
    operand_b = {fmt_sign[src_fmt_q][1], fmt_exponent[src_fmt_q][1], fmt_mantissa[src_fmt_q][1]};
    operand_c = {fmt_sign[src_fmt_q][2], fmt_exponent[src_fmt_q][2], fmt_mantissa[src_fmt_q][2]};
    operand_d = {fmt_sign[src_fmt_q][3], fmt_exponent[src_fmt_q][3], fmt_mantissa[src_fmt_q][3]};
    operand_e = {fmt_dst_sign[dst_fmt_q], fmt_dst_exponent[dst_fmt_q], fmt_dst_mantissa[dst_fmt_q]};
    operand_a_vsum = {fmt_vsum_sign[src_fmt_q][0], fmt_vsum_exponent[src_fmt_q][0], fmt_vsum_mantissa[src_fmt_q][0]};
    operand_c_vsum = {fmt_vsum_sign[src_fmt_q][1], fmt_vsum_exponent[src_fmt_q][1], fmt_vsum_mantissa[src_fmt_q][1]};
    info_a    = info_q[src_fmt_q][0];
    info_b    = info_q[src_fmt_q][1];
    info_c    = info_q[src_fmt_q][2];
    info_d    = info_q[src_fmt_q][3];
    info_e    = info_q[dst_fmt_q][4];

`line 411 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
     
    operand_a.sign = operand_a.sign ^ inp_pipe_op_mod_q[NUM_INP_REGS];
    operand_c.sign = operand_c.sign ^ inp_pipe_op_mod_q[NUM_INP_REGS];
    a_sign    = operand_a.sign;
    c_sign    = operand_c.sign;
     
    operand_a_vsum.sign = operand_a_vsum.sign ^ inp_pipe_op_mod_q[NUM_INP_REGS];
    operand_c_vsum.sign = operand_c_vsum.sign ^ inp_pipe_op_mod_q[NUM_INP_REGS];

`line 420 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    unique case (inp_pipe_op_q[NUM_INP_REGS])
      fpnew_pkg::SDOTP:  ;  
      fpnew_pkg::VSUM: begin  
        operand_b = '{sign: 1'b0, exponent: fpnew_pkg::bias(src_fmt_q), mantissa: '0};
        operand_d = '{sign: 1'b0, exponent: fpnew_pkg::bias(src_fmt_q), mantissa: '0};
        info_b    = '{is_normal: 1'b1, is_boxed: 1'b1, default: 1'b0};  
        info_d    = '{is_normal: 1'b1, is_boxed: 1'b1, default: 1'b0};  
        info_a    = info_vsum_q[dst_fmt_q][0];
        info_c    = info_vsum_q[dst_fmt_q][1];
        a_sign    = operand_a_vsum.sign;
        c_sign    = operand_c_vsum.sign;
      end
      fpnew_pkg::EXVSUM: begin  
        operand_b = '{sign: 1'b0, exponent: fpnew_pkg::bias(src_fmt_q), mantissa: '0};
        operand_d = '{sign: 1'b0, exponent: fpnew_pkg::bias(src_fmt_q), mantissa: '0};
        info_b    = '{is_normal: 1'b1, is_boxed: 1'b1, default: 1'b0};  
        info_d    = '{is_normal: 1'b1, is_boxed: 1'b1, default: 1'b0};  
      end
      default: begin  
        operand_a  = '{default: fpnew_pkg::DONT_CARE};
        operand_b  = '{default: fpnew_pkg::DONT_CARE};
        operand_c  = '{default: fpnew_pkg::DONT_CARE};
        info_a     = '{default: fpnew_pkg::DONT_CARE};
        info_b     = '{default: fpnew_pkg::DONT_CARE};
        info_c     = '{default: fpnew_pkg::DONT_CARE};
      end
    endcase
  end

`line 449 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic       any_operand_inf;
  logic       any_operand_nan;
  logic       signalling_nan;
  logic [2:0] effective_subtraction;
  logic       tentative_sign;

`line 458 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign any_operand_inf = (| {info_a.is_inf, info_b.is_inf, info_c.is_inf, info_d.is_inf, info_e.is_inf});
  assign any_operand_nan = (| {info_a.is_nan, info_b.is_nan, info_c.is_nan, info_d.is_nan, info_e.is_nan});
  assign signalling_nan  = (| {info_a.is_signalling, info_b.is_signalling, info_c.is_signalling,
                               info_d.is_signalling, info_e.is_signalling});
   
  assign effective_subtraction[0] = (a_sign ^ operand_b.sign) ^ operand_e.sign;
  assign effective_subtraction[1] = (c_sign ^ operand_d.sign) ^ operand_e.sign;
  assign effective_subtraction[2] = (a_sign ^ operand_b.sign) ^ (c_sign ^ operand_d.sign);

`line 468 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic [DST_WIDTH-1:0] special_result;
  fpnew_pkg::status_t   special_status;
  logic                 result_is_special;

`line 475 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic               [NUM_FORMATS-1:0][DST_WIDTH-1:0] fmt_special_result;
  fpnew_pkg::status_t [NUM_FORMATS-1:0]                fmt_special_status;
  logic               [NUM_FORMATS-1:0]                fmt_result_is_special;

`line 479 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : gen_special_results
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 485 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    localparam logic [EXP_BITS-1:0] QNAN_EXPONENT = '1;
    localparam logic [MAN_BITS-1:0] QNAN_MANTISSA = 2**(MAN_BITS-1);
    localparam logic [MAN_BITS-1:0] ZERO_MANTISSA = '0;

`line 489 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (DstDotpFpFmtConfig[fmt]) begin : active_format
      always_comb begin : special_cases
        logic [FP_WIDTH-1:0] special_res;

`line 493 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
         
        special_res                = {1'b0, QNAN_EXPONENT, QNAN_MANTISSA};  
        fmt_special_status[fmt]    = '0;
        fmt_result_is_special[fmt] = 1'b0;

`line 498 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
         
         
         
         
        if (  ((info_a.is_inf && info_b.is_zero) || (info_a.is_zero && info_b.is_inf))
           || ((info_c.is_inf && info_d.is_zero) || (info_c.is_zero && info_d.is_inf)) ) begin
          fmt_result_is_special[fmt] = 1'b1;  
          fmt_special_status[fmt].NV = 1'b1;  
         
        end else if (any_operand_nan) begin
          fmt_result_is_special[fmt] = 1'b1;            
          fmt_special_status[fmt].NV = signalling_nan;  
         
        end else if (any_operand_inf) begin
          fmt_result_is_special[fmt] = 1'b1;  
           
          if ((info_a.is_inf || info_b.is_inf) && (info_c.is_inf || info_d.is_inf) && effective_subtraction[2]) begin
            fmt_special_status[fmt].NV = 1'b1;  
          end else if (((info_a.is_inf || info_b.is_inf) && info_e.is_inf && effective_subtraction[0])
             || ((info_c.is_inf || info_d.is_inf) && info_e.is_inf && effective_subtraction[1])) begin
            fmt_special_status[fmt].NV = 1'b1;  
           
          end else if (info_a.is_inf || info_b.is_inf) begin
             
            special_res = {a_sign ^ operand_b.sign, QNAN_EXPONENT, ZERO_MANTISSA};
           
          end else if (info_c.is_inf || info_d.is_inf) begin
             
            special_res    = {c_sign ^ operand_d.sign, QNAN_EXPONENT, ZERO_MANTISSA};
          end else if (info_e.is_inf) begin
             
            special_res    = {operand_e.sign, QNAN_EXPONENT, ZERO_MANTISSA};
          end
        end
         
        fmt_special_result[fmt]               = '1;
        fmt_special_result[fmt][FP_WIDTH-1:0] = special_res;
      end
    end else begin : inactive_format
      assign fmt_special_result[fmt] = '{default: fpnew_pkg::DONT_CARE};
      assign fmt_special_status[fmt] = '0;
      assign fmt_result_is_special[fmt] = 1'b0;
    end
  end

`line 543 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign result_is_special = fmt_result_is_special[dst_fmt_q];
   
  assign special_status = fmt_special_status[dst_fmt_q];
   
  assign special_result = fmt_special_result[dst_fmt_q];

`line 550 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic signed [EXP_WIDTH-1:0]     exponent_a, exponent_b, exponent_c, exponent_d;
  logic signed [DST_EXP_WIDTH-1:0] exponent_e;
  logic signed [DST_EXP_WIDTH-1:0] exponent_a_vsum, exponent_c_vsum;
  logic signed [DST_EXP_WIDTH-1:0] exponent_addend_x, exponent_addend_y, exponent_addend_z;
  logic signed [DST_EXP_WIDTH-1:0] exponent_product_x, exponent_product_y, exponent_difference;
  logic signed [DST_EXP_WIDTH-1:0] exponent_max, exponent_int, exponent_min;
  logic signed [DST_EXP_WIDTH-1:0] tentative_exponent;
  logic [2:0]                      exponent_cmp;
  logic                            effective_subtraction_first;
  logic                            info_min_is_zero;
  logic                            info_int_is_zero;
  logic                            info_max_is_zero;
  logic                            addend_min_sign;
  logic                            addend_int_sign;
  logic                            addend_max_sign;

`line 569 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign exponent_a = signed'({1'b0, operand_a.exponent});
  assign exponent_a_vsum = signed'({1'b0, operand_a_vsum.exponent});
  assign exponent_b = signed'({1'b0, operand_b.exponent});
  assign exponent_c = signed'({1'b0, operand_c.exponent});
  assign exponent_c_vsum = signed'({1'b0, operand_c_vsum.exponent});
  assign exponent_d = signed'({1'b0, operand_d.exponent});
  assign exponent_e = signed'({1'b0, operand_e.exponent});

`line 578 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  assign exponent_product_y = (info_c.is_zero || info_d.is_zero)
                              ? 2 - signed'(fpnew_pkg::bias(dst_fmt_q))  
                              : signed'(exponent_c + info_c.is_subnormal
                                        + exponent_d + info_d.is_subnormal
                                        - 2*signed'(fpnew_pkg::bias(src_fmt_q))   
                                        + signed'(fpnew_pkg::bias(dst_fmt_q)) + 1);  
  assign exponent_product_x = (info_a.is_zero || info_b.is_zero)
                              ? 2 - signed'(fpnew_pkg::bias(dst_fmt_q))  
                              : signed'(exponent_a + info_a.is_subnormal
                                        + exponent_b + info_b.is_subnormal
                                        - 2*signed'(fpnew_pkg::bias(src_fmt_q))   
                                        + signed'(fpnew_pkg::bias(dst_fmt_q)) + 1);  
  assign exponent_addend_y = (inp_pipe_op_q[NUM_INP_REGS] == fpnew_pkg::VSUM)
                             ? signed'(exponent_c_vsum + $signed({1'b0, ~info_c.is_normal}))
                             : exponent_product_y;
  assign exponent_addend_x = (inp_pipe_op_q[NUM_INP_REGS] == fpnew_pkg::VSUM)
                             ? signed'(exponent_a_vsum + $signed({1'b0, ~info_a.is_normal}))
                             : exponent_product_x;
  assign exponent_addend_z = signed'(exponent_e + $signed({1'b0, ~info_e.is_normal}));  

`line 601 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign exponent_cmp[2] = (exponent_addend_x >= exponent_addend_y) ? 1'b1 : 1'b0;
  assign exponent_cmp[1] = (exponent_addend_x >= exponent_addend_z) ? 1'b1 : 1'b0;
  assign exponent_cmp[0] = (exponent_addend_y >= exponent_addend_z) ? 1'b1 : 1'b0;

`line 606 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   

`line 610 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  always_comb begin : compare_exponents
    case (exponent_cmp)
       
      3'b000  : begin
        {exponent_max, exponent_int, exponent_min} = {exponent_addend_z, exponent_addend_y, exponent_addend_x};
        tentative_sign   = operand_e.sign;  
        effective_subtraction_first = effective_subtraction[1];
        info_min_is_zero = info_a.is_zero || info_b.is_zero;
        info_int_is_zero = info_c.is_zero || info_d.is_zero;
        info_max_is_zero = info_e.is_zero;
        addend_min_sign  = a_sign ^ operand_b.sign;
        addend_int_sign  = c_sign ^ operand_d.sign;
        addend_max_sign  = operand_e.sign;
      end
       
      3'b001  : begin
        {exponent_max, exponent_int, exponent_min} = {exponent_addend_y, exponent_addend_z, exponent_addend_x};
        tentative_sign   = (c_sign ^ operand_d.sign);
        effective_subtraction_first = effective_subtraction[1];
        info_min_is_zero = info_a.is_zero || info_b.is_zero;
        info_int_is_zero = info_e.is_zero;
        info_max_is_zero = info_c.is_zero || info_d.is_zero;
        addend_min_sign  = a_sign ^ operand_b.sign;
        addend_int_sign  = operand_e.sign;
        addend_max_sign  = c_sign ^ operand_d.sign;
      end
       
       
       
      3'b011  : begin
        {exponent_max, exponent_int, exponent_min} = {exponent_addend_y, exponent_addend_x, exponent_addend_z};
        tentative_sign   =  (c_sign ^ operand_d.sign);
        effective_subtraction_first = effective_subtraction[2];
        info_min_is_zero = info_e.is_zero;
        info_int_is_zero = info_a.is_zero || info_b.is_zero;
        info_max_is_zero = info_c.is_zero || info_d.is_zero;
        addend_min_sign  = operand_e.sign;
        addend_int_sign  = a_sign ^ operand_b.sign;
        addend_max_sign  = c_sign ^ operand_d.sign;
      end
       
      3'b100  : begin
        {exponent_max, exponent_int, exponent_min} = {exponent_addend_z, exponent_addend_x, exponent_addend_y};
        tentative_sign   = operand_e.sign;
        effective_subtraction_first = effective_subtraction[0];
        info_min_is_zero = info_c.is_zero || info_d.is_zero;
        info_int_is_zero = info_a.is_zero || info_b.is_zero;
        info_max_is_zero = info_e.is_zero;
        addend_min_sign  = c_sign ^ operand_d.sign;
        addend_int_sign  = a_sign ^ operand_b.sign;
        addend_max_sign  = operand_e.sign;
      end
       
       
      3'b110  : begin
        {exponent_max, exponent_int, exponent_min} = {exponent_addend_x, exponent_addend_z, exponent_addend_y};
        tentative_sign   = (a_sign ^ operand_b.sign);
        effective_subtraction_first = effective_subtraction[0];
        info_min_is_zero = info_c.is_zero || info_d.is_zero;
        info_int_is_zero = info_e.is_zero;
        info_max_is_zero = info_a.is_zero || info_b.is_zero;
        addend_min_sign  = c_sign ^ operand_d.sign;
        addend_int_sign  = operand_e.sign;
        addend_max_sign  = a_sign ^ operand_b.sign;
      end
       
      3'b111  : begin
        {exponent_max, exponent_int, exponent_min} = {exponent_addend_x, exponent_addend_y, exponent_addend_z};
        tentative_sign   = (a_sign ^ operand_b.sign);
        effective_subtraction_first = effective_subtraction[2];
        info_min_is_zero = info_e.is_zero;
        info_int_is_zero = info_c.is_zero || info_d.is_zero;
        info_max_is_zero = info_a.is_zero || info_b.is_zero;
        addend_min_sign  = operand_e.sign;
        addend_int_sign  = c_sign ^ operand_d.sign;
        addend_max_sign  = a_sign ^ operand_b.sign;
      end
      default : begin
        {exponent_max, exponent_int, exponent_min} = {exponent_addend_x, exponent_addend_y, exponent_addend_z};
        tentative_sign   = (a_sign ^ operand_b.sign);
        effective_subtraction_first = effective_subtraction[2];
        info_min_is_zero = info_e.is_zero;
        info_int_is_zero = info_c.is_zero || info_d.is_zero;
        info_max_is_zero = info_a.is_zero || info_b.is_zero;
        addend_min_sign  = operand_e.sign;
        addend_int_sign  = c_sign ^ operand_d.sign;
        addend_max_sign  = a_sign ^ operand_b.sign;
      end
    endcase
  end

`line 702 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
  assign exponent_difference = exponent_max - exponent_int;
   
  assign tentative_exponent = exponent_max;

`line 710 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  logic [SHIFT_AMOUNT_WIDTH-1:0] addend_shamt;
  always_comb begin : addend_shift_amount
     
    if (exponent_difference <= signed'(2*DST_PRECISION_BITS + 3)) begin
      addend_shamt = unsigned'(signed'(exponent_difference));
     
    end else begin
      addend_shamt = 2*DST_PRECISION_BITS + 3;
    end
  end

`line 722 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic     [PRECISION_BITS-1:0] mantissa_a, mantissa_b, mantissa_c, mantissa_d;
  logic [DST_PRECISION_BITS-1:0] mantissa_e;
  logic [DST_PRECISION_BITS-1:0] mantissa_a_vsum, mantissa_c_vsum;
  logic   [2*PRECISION_BITS-1:0] product_x, product_y;   

`line 730 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign mantissa_a = {info_a.is_normal, operand_a.mantissa};
  assign mantissa_b = {info_b.is_normal, operand_b.mantissa};
  assign mantissa_c = {info_c.is_normal, operand_c.mantissa};
  assign mantissa_d = {info_d.is_normal, operand_d.mantissa};
  assign mantissa_e = {info_e.is_normal, operand_e.mantissa};

`line 737 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  assign mantissa_a_vsum = {info_a.is_normal, operand_a_vsum.mantissa};
  assign mantissa_c_vsum = {info_c.is_normal, operand_c_vsum.mantissa};

`line 740 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign product_x = mantissa_a * mantissa_b;
   
  assign product_y = mantissa_c * mantissa_d;

`line 745 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
   
   
   
   
  logic   [DST_PRECISION_BITS-1:0] addend_x, addend_y, addend_z;
  logic   [DST_PRECISION_BITS-1:0] addend_max, addend_int, addend_min;
  logic [2*DST_PRECISION_BITS+2:0] addend_max_shifted;
  logic [2*DST_PRECISION_BITS+2:0] addend_int_after_shift;
  logic   [DST_PRECISION_BITS-1:0] addend_sticky_bits;
  logic                            sticky_before_add;
  logic [2*DST_PRECISION_BITS+2:0] addend_int_shifted;
  logic                            inject_carry_in;      

`line 762 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  assign addend_x = (inp_pipe_op_q[NUM_INP_REGS] == fpnew_pkg::VSUM)
                      ? mantissa_a_vsum : product_x << ADDITIONAL_PRECISION_BITS;
  assign addend_y = (inp_pipe_op_q[NUM_INP_REGS] == fpnew_pkg::VSUM)
                      ? mantissa_c_vsum : product_y << ADDITIONAL_PRECISION_BITS;
  assign addend_z = mantissa_e;

`line 771 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  always_comb begin : sort_addends
    case (exponent_cmp)
       
      3'b000  : {addend_max, addend_int, addend_min} = {addend_z, addend_y, addend_x};
       
      3'b001  : {addend_max, addend_int, addend_min} = {addend_y, addend_z, addend_x};
       
       
       
      3'b011  : {addend_max, addend_int, addend_min} = {addend_y, addend_x, addend_z};
       
      3'b100  : {addend_max, addend_int, addend_min} = {addend_z, addend_x, addend_y};
       
       
       
      3'b110  : {addend_max, addend_int, addend_min} = {addend_x, addend_z, addend_y};
       
      3'b111  : {addend_max, addend_int, addend_min} = {addend_x, addend_y, addend_z};
      default : {addend_max, addend_int, addend_min} = {addend_x, addend_y, addend_z};
    endcase
  end

`line 794 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  assign addend_max_shifted = addend_max << (3 + DST_PRECISION_BITS);  

`line 799 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
   
   
   
   
  assign {addend_int_after_shift, addend_sticky_bits} =
      (addend_int << (2*DST_PRECISION_BITS + 3)) >> addend_shamt;

`line 810 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  assign sticky_before_add     = (| addend_sticky_bits);

`line 812 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign addend_int_shifted  = (effective_subtraction_first) ? ~addend_int_after_shift : addend_int_after_shift;
  assign inject_carry_in = effective_subtraction_first & ~sticky_before_add;

`line 816 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic [2*DST_PRECISION_BITS+3:0] sum_raw;    
  logic                            sum_carry;  
  logic [2*DST_PRECISION_BITS+2:0] sum;        
  logic                            final_sign;
  logic                            sum_exact_zero;

`line 825 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign sum_raw = addend_max_shifted + addend_int_shifted + inject_carry_in;
  assign sum_carry = sum_raw[2*DST_PRECISION_BITS+3];

`line 829 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign sum        = (effective_subtraction_first && ~sum_carry) ? -sum_raw : sum_raw;

`line 832 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
  assign sum_exact_zero = (sum == '0) && sum_carry && !sticky_before_add && effective_subtraction_first;
   
  assign final_sign = sum_exact_zero ? (inp_pipe_rnd_mode_q[NUM_INP_REGS] == fpnew_pkg::RDN)
                                        : (effective_subtraction_first && (sum_carry == tentative_sign))
                                              ? 1'b1
                                              : (effective_subtraction_first ? 1'b0 : tentative_sign);

`line 841 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic signed [DST_EXP_WIDTH-1:0] exponent_difference_z;
  logic signed [DST_EXP_WIDTH-1:0] exponent_w;
  logic signed [DST_EXP_WIDTH-1:0] tentative_exponent_z;

`line 848 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign exponent_w = signed'(tentative_exponent + 1);
   
  assign exponent_difference_z = exponent_w - exponent_min;
   
  assign tentative_exponent_z  = exponent_w;

`line 855 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  logic [DST_SHIFT_AMOUNT_WIDTH-1:0] addend_shamt_z;
  logic   [2*DST_PRECISION_BITS+PRECISION_BITS+3:0] addend_min_after_shift;
  logic     [DST_PRECISION_BITS-1:0] addend_sticky_bits_z;   
  logic                              sticky_before_add_z;    

`line 861 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_comb begin : addend_shift_amount_z
     
    if (exponent_difference_z <= signed'(2 * DST_PRECISION_BITS + PRECISION_BITS + 4)) begin
      addend_shamt_z = unsigned'(signed'(exponent_difference_z));
     
    end else begin
      addend_shamt_z = 2 * DST_PRECISION_BITS + PRECISION_BITS + 4;
    end
  end

`line 871 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
   
   
   
  assign {addend_min_after_shift, addend_sticky_bits_z} =
      (addend_min << (2 * DST_PRECISION_BITS + PRECISION_BITS + 4)) >> addend_shamt_z;

`line 881 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  assign sticky_before_add_z     = (| addend_sticky_bits_z);

`line 883 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
  logic final_sign_zero;
  always_comb begin
    final_sign_zero = addend_max_sign;
    if (info_max_is_zero && !info_int_is_zero && !info_min_is_zero) begin
      if (exponent_int > exponent_min) begin
        final_sign_zero = addend_int_sign;
      end else if (addend_int > addend_min) begin
        final_sign_zero = addend_int_sign;
      end else if (addend_int == addend_min) begin
        final_sign_zero = (addend_max_sign) ? addend_int_sign | addend_min_sign : addend_int_sign & addend_min_sign;
      end else begin
        final_sign_zero = addend_min_sign;
      end
    end else if (info_max_is_zero && info_int_is_zero && !info_min_is_zero) begin
      final_sign_zero = addend_min_sign;
    end else if (info_max_is_zero && info_int_is_zero && info_min_is_zero) begin
      final_sign_zero = (addend_max_sign) ? addend_int_sign | addend_min_sign : addend_int_sign & addend_min_sign;
    end else if (info_max_is_zero && !info_int_is_zero && info_min_is_zero) begin
      final_sign_zero = addend_int_sign;
    end
  end

`line 907 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
  logic                            effective_subtraction_first_q;
  logic                            final_sign_zero_q;
  logic                            info_min_is_zero_q;
  logic                            info_max_is_zero_q;
  logic                            addend_min_sign_q;
  logic                            sum_exact_zero_q;
  logic [DST_PRECISION_BITS-1:0]   addend_min_q;
  logic signed [DST_EXP_WIDTH-1:0] exponent_w_q;
  logic                            sticky_before_add_z_q;    
  logic [2*DST_PRECISION_BITS+PRECISION_BITS+3:0] addend_min_after_shift_q;
  logic                            operand_e_sign_q;
  logic                            product_x_sign_q;
  logic                            product_y_sign_q;
  logic [2:0]                      exponent_cmp_q;
  logic signed [DST_EXP_WIDTH-1:0] exponent_min_q;
  logic                            sticky_before_add_q;
  logic [2*DST_PRECISION_BITS+2:0] sum_q;
  logic                            final_sign_q;
  fpnew_pkg::fp_format_e           dst_fmt_q2;
  fpnew_pkg::roundmode_e           rnd_mode_q;
  logic                            result_is_special_q;
  fp_dst_t                         special_result_q;
  fpnew_pkg::status_t              special_status_q;
  logic                            sum_carry_q;
   
  logic                  [0:NUM_MID_REGS]                           mid_pipe_eff_sub_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_final_sign_zero_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_info_min_is_zero_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_info_max_is_zero_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_addend_min_sign_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_sum_exact_zero_q;
  logic                  [0:NUM_MID_REGS][DST_PRECISION_BITS-1:0]   mid_pipe_addend_min_q;
  logic signed           [0:NUM_MID_REGS][DST_EXP_WIDTH-1:0]        mid_pipe_exp_first_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_sticky_before_add_z_q;
  logic                  [0:NUM_MID_REGS][2*DST_PRECISION_BITS+PRECISION_BITS+3:0] mid_pipe_add_min_after_shift_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_op_e_sign_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_prod_x_sign_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_prod_y_sign_q;
  logic                  [0:NUM_MID_REGS][2:0]                      mid_pipe_exp_cmp_q;
  logic signed           [0:NUM_MID_REGS][DST_EXP_WIDTH-1:0]        mid_pipe_exp_min_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_sticky_q;
  logic                  [0:NUM_MID_REGS][2*DST_PRECISION_BITS+2:0] mid_pipe_sum_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_final_sign_q;
  fpnew_pkg::fp_format_e [0:NUM_MID_REGS]                           mid_pipe_dst_fmt_q;
  fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                           mid_pipe_rnd_mode_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_res_is_spec_q;
  fp_dst_t               [0:NUM_MID_REGS]                           mid_pipe_spec_res_q;
  fpnew_pkg::status_t    [0:NUM_MID_REGS]                           mid_pipe_spec_stat_q;
  TagType                [0:NUM_MID_REGS]                           mid_pipe_tag_q;
  AuxType                [0:NUM_MID_REGS]                           mid_pipe_aux_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_valid_q;
  logic                  [0:NUM_MID_REGS]                           mid_pipe_sum_carry_q;
   
  logic [0:NUM_MID_REGS] mid_pipe_ready;

`line 966 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign mid_pipe_eff_sub_q[0]                = effective_subtraction_first;
  assign mid_pipe_final_sign_zero_q[0]        = final_sign_zero;
  assign mid_pipe_info_min_is_zero_q[0]       = info_min_is_zero;
  assign mid_pipe_info_max_is_zero_q[0]       = info_max_is_zero;
  assign mid_pipe_addend_min_sign_q[0]        = addend_min_sign;
  assign mid_pipe_sum_exact_zero_q[0]         = sum_exact_zero;
  assign mid_pipe_addend_min_q[0]             = addend_min;
  assign mid_pipe_exp_first_q[0]              = exponent_w;
  assign mid_pipe_sticky_before_add_z_q[0]    = sticky_before_add_z;
  assign mid_pipe_add_min_after_shift_q[0]    = addend_min_after_shift;
  assign mid_pipe_op_e_sign_q[0]              = operand_e.sign;
  assign mid_pipe_prod_x_sign_q[0]            = (a_sign ^ operand_b.sign);
  assign mid_pipe_prod_y_sign_q[0]            = (c_sign ^ operand_d.sign);
  assign mid_pipe_exp_cmp_q[0]                = exponent_cmp;
  assign mid_pipe_exp_min_q[0]                = exponent_min;
  assign mid_pipe_sticky_q[0]                 = sticky_before_add;
  assign mid_pipe_sum_q[0]                    = sum;
  assign mid_pipe_final_sign_q[0]             = final_sign;
  assign mid_pipe_rnd_mode_q[0]               = inp_pipe_rnd_mode_q[NUM_INP_REGS];
  assign mid_pipe_dst_fmt_q[0]                = dst_fmt_q;
  assign mid_pipe_res_is_spec_q[0]            = result_is_special;
  assign mid_pipe_spec_res_q[0]               = special_result;
  assign mid_pipe_spec_stat_q[0]              = special_status;
  assign mid_pipe_tag_q[0]                    = inp_pipe_tag_q[NUM_INP_REGS];
  assign mid_pipe_aux_q[0]                    = inp_pipe_aux_q[NUM_INP_REGS];
  assign mid_pipe_valid_q[0]                  = inp_pipe_valid_q[NUM_INP_REGS];
  assign mid_pipe_sum_carry_q[0]              = sum_carry;
   
  assign inp_pipe_ready[NUM_INP_REGS]         = mid_pipe_ready[0];

`line 997 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  for (genvar i = 0; i < NUM_MID_REGS; i++) begin : gen_inside_pipeline
     
    logic reg_ena;
     
     
     
    assign mid_pipe_ready[i] = mid_pipe_ready[i+1] | ~mid_pipe_valid_q[i+1];
     
    
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                                      
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                  
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                                                     
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                 
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (!rst_ni) begin                                                   
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_valid_q[i+1] <= (1'b0);                                              
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                         
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_valid_q[i+1] <= (flush_i) ? (1'b0) : (mid_pipe_ready[i]) ? (mid_pipe_valid_q[i]) : (mid_pipe_valid_q[i+1]);       
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                    
`line 1006 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
     
    assign reg_ena = mid_pipe_ready[i] & mid_pipe_valid_q[i];
     
    
`line 1010 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1010 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1010 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_eff_sub_q[i+1] <= ('0);                                                                 
`line 1010 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1010 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_eff_sub_q[i+1] <= (reg_ena) ? (mid_pipe_eff_sub_q[i]) : (mid_pipe_eff_sub_q[i+1]);                                                        
`line 1010 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1010 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1011 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1011 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1011 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_final_sign_zero_q[i+1] <= ('0);                                                                 
`line 1011 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1011 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_final_sign_zero_q[i+1] <= (reg_ena) ? (mid_pipe_final_sign_zero_q[i]) : (mid_pipe_final_sign_zero_q[i+1]);                                                        
`line 1011 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1011 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1012 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1012 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1012 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_info_min_is_zero_q[i+1] <= ('0);                                                                 
`line 1012 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1012 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_info_min_is_zero_q[i+1] <= (reg_ena) ? (mid_pipe_info_min_is_zero_q[i]) : (mid_pipe_info_min_is_zero_q[i+1]);                                                        
`line 1012 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1012 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1013 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1013 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1013 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_info_max_is_zero_q[i+1] <= ('0);                                                                 
`line 1013 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1013 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_info_max_is_zero_q[i+1] <= (reg_ena) ? (mid_pipe_info_max_is_zero_q[i]) : (mid_pipe_info_max_is_zero_q[i+1]);                                                        
`line 1013 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1013 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1014 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1014 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1014 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_addend_min_sign_q[i+1] <= ('0);                                                                 
`line 1014 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1014 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_addend_min_sign_q[i+1] <= (reg_ena) ? (mid_pipe_addend_min_sign_q[i]) : (mid_pipe_addend_min_sign_q[i+1]);                                                        
`line 1014 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1014 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1015 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1015 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1015 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sum_exact_zero_q[i+1] <= ('0);                                                                 
`line 1015 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1015 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sum_exact_zero_q[i+1] <= (reg_ena) ? (mid_pipe_sum_exact_zero_q[i]) : (mid_pipe_sum_exact_zero_q[i+1]);                                                        
`line 1015 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1015 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1016 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1016 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1016 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_addend_min_q[i+1] <= ('0);                                                                 
`line 1016 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1016 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_addend_min_q[i+1] <= (reg_ena) ? (mid_pipe_addend_min_q[i]) : (mid_pipe_addend_min_q[i+1]);                                                        
`line 1016 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1016 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1017 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1017 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1017 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_exp_first_q[i+1] <= ('0);                                                                 
`line 1017 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1017 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_exp_first_q[i+1] <= (reg_ena) ? (mid_pipe_exp_first_q[i]) : (mid_pipe_exp_first_q[i+1]);                                                        
`line 1017 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1017 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1018 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1018 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1018 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sticky_before_add_z_q[i+1] <= ('0);                                                                 
`line 1018 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1018 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sticky_before_add_z_q[i+1] <= (reg_ena) ? (mid_pipe_sticky_before_add_z_q[i]) : (mid_pipe_sticky_before_add_z_q[i+1]);                                                        
`line 1018 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1018 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1019 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1019 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1019 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_add_min_after_shift_q[i+1] <= ('0);                                                                 
`line 1019 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1019 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_add_min_after_shift_q[i+1] <= (reg_ena) ? (mid_pipe_add_min_after_shift_q[i]) : (mid_pipe_add_min_after_shift_q[i+1]);                                                        
`line 1019 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1019 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1020 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1020 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1020 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_op_e_sign_q[i+1] <= ('0);                                                                 
`line 1020 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1020 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_op_e_sign_q[i+1] <= (reg_ena) ? (mid_pipe_op_e_sign_q[i]) : (mid_pipe_op_e_sign_q[i+1]);                                                        
`line 1020 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1020 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1021 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1021 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1021 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_prod_x_sign_q[i+1] <= ('0);                                                                 
`line 1021 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1021 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_prod_x_sign_q[i+1] <= (reg_ena) ? (mid_pipe_prod_x_sign_q[i]) : (mid_pipe_prod_x_sign_q[i+1]);                                                        
`line 1021 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1021 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1022 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1022 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1022 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_prod_y_sign_q[i+1] <= ('0);                                                                 
`line 1022 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1022 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_prod_y_sign_q[i+1] <= (reg_ena) ? (mid_pipe_prod_y_sign_q[i]) : (mid_pipe_prod_y_sign_q[i+1]);                                                        
`line 1022 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1022 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1023 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1023 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1023 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_exp_cmp_q[i+1] <= ('0);                                                                 
`line 1023 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1023 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_exp_cmp_q[i+1] <= (reg_ena) ? (mid_pipe_exp_cmp_q[i]) : (mid_pipe_exp_cmp_q[i+1]);                                                        
`line 1023 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1023 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1024 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1024 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1024 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_exp_min_q[i+1] <= ('0);                                                                 
`line 1024 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1024 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_exp_min_q[i+1] <= (reg_ena) ? (mid_pipe_exp_min_q[i]) : (mid_pipe_exp_min_q[i+1]);                                                        
`line 1024 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1024 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1025 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1025 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1025 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sticky_q[i+1] <= ('0);                                                                 
`line 1025 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1025 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sticky_q[i+1] <= (reg_ena) ? (mid_pipe_sticky_q[i]) : (mid_pipe_sticky_q[i+1]);                                                        
`line 1025 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1025 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1026 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1026 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1026 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sum_q[i+1] <= ('0);                                                                 
`line 1026 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1026 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sum_q[i+1] <= (reg_ena) ? (mid_pipe_sum_q[i]) : (mid_pipe_sum_q[i+1]);                                                        
`line 1026 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1026 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1027 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1027 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1027 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_final_sign_q[i+1] <= ('0);                                                                 
`line 1027 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1027 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_final_sign_q[i+1] <= (reg_ena) ? (mid_pipe_final_sign_q[i]) : (mid_pipe_final_sign_q[i+1]);                                                        
`line 1027 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1027 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1028 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1028 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1028 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_rnd_mode_q[i+1] <= (fpnew_pkg::RNE);                                                                 
`line 1028 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1028 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_rnd_mode_q[i+1] <= (reg_ena) ? (mid_pipe_rnd_mode_q[i]) : (mid_pipe_rnd_mode_q[i+1]);                                                        
`line 1028 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1028 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1029 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1029 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1029 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_dst_fmt_q[i+1] <= (fpnew_pkg::FP16);                                                                 
`line 1029 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1029 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_dst_fmt_q[i+1] <= (reg_ena) ? (mid_pipe_dst_fmt_q[i]) : (mid_pipe_dst_fmt_q[i+1]);                                                        
`line 1029 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1029 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1030 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1030 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1030 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_res_is_spec_q[i+1] <= ('0);                                                                 
`line 1030 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1030 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_res_is_spec_q[i+1] <= (reg_ena) ? (mid_pipe_res_is_spec_q[i]) : (mid_pipe_res_is_spec_q[i+1]);                                                        
`line 1030 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1030 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1031 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1031 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1031 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_spec_res_q[i+1] <= ('0);                                                                 
`line 1031 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1031 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_spec_res_q[i+1] <= (reg_ena) ? (mid_pipe_spec_res_q[i]) : (mid_pipe_spec_res_q[i+1]);                                                        
`line 1031 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1031 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1032 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1032 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1032 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_spec_stat_q[i+1] <= ('0);                                                                 
`line 1032 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1032 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_spec_stat_q[i+1] <= (reg_ena) ? (mid_pipe_spec_stat_q[i]) : (mid_pipe_spec_stat_q[i+1]);                                                        
`line 1032 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1032 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1033 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1033 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1033 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_tag_q[i+1] <= (TagType'('0));                                                                 
`line 1033 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1033 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_tag_q[i+1] <= (reg_ena) ? (mid_pipe_tag_q[i]) : (mid_pipe_tag_q[i+1]);                                                        
`line 1033 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1033 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1034 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1034 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1034 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_aux_q[i+1] <= (AuxType'('0));                                                                 
`line 1034 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1034 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_aux_q[i+1] <= (reg_ena) ? (mid_pipe_aux_q[i]) : (mid_pipe_aux_q[i+1]);                                                        
`line 1034 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1034 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1035 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1035 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1035 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sum_carry_q[i+1] <= ('0);                                                                 
`line 1035 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1035 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      mid_pipe_sum_carry_q[i+1] <= (reg_ena) ? (mid_pipe_sum_carry_q[i]) : (mid_pipe_sum_carry_q[i+1]);                                                        
`line 1035 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1035 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
  end
   
  assign sum_carry_q                   = mid_pipe_sum_carry_q[NUM_MID_REGS];
  assign addend_min_q                  = mid_pipe_addend_min_q[NUM_MID_REGS];
  assign final_sign_zero_q             = mid_pipe_final_sign_zero_q[NUM_MID_REGS];
  assign info_min_is_zero_q            = mid_pipe_info_min_is_zero_q[NUM_MID_REGS];
  assign info_max_is_zero_q            = mid_pipe_info_max_is_zero_q[NUM_MID_REGS];
  assign addend_min_sign_q             = mid_pipe_addend_min_sign_q[NUM_MID_REGS];
  assign sum_exact_zero_q              = mid_pipe_sum_exact_zero_q[NUM_MID_REGS];
  assign effective_subtraction_first_q = mid_pipe_eff_sub_q[NUM_MID_REGS];
  assign exponent_w_q                  = mid_pipe_exp_first_q[NUM_MID_REGS];
  assign sticky_before_add_z_q         = mid_pipe_sticky_before_add_z_q[NUM_MID_REGS];
  assign addend_min_after_shift_q      = mid_pipe_add_min_after_shift_q[NUM_MID_REGS];
  assign operand_e_sign_q              = mid_pipe_op_e_sign_q[NUM_MID_REGS];
  assign product_x_sign_q              = mid_pipe_prod_x_sign_q[NUM_MID_REGS];
  assign product_y_sign_q              = mid_pipe_prod_y_sign_q[NUM_MID_REGS];
  assign exponent_cmp_q                = mid_pipe_exp_cmp_q[NUM_MID_REGS];
  assign exponent_min_q                = mid_pipe_exp_min_q[NUM_MID_REGS];
  assign sticky_before_add_q           = mid_pipe_sticky_q[NUM_MID_REGS];
  assign sum_q                         = mid_pipe_sum_q[NUM_MID_REGS];
  assign final_sign_q                  = mid_pipe_final_sign_q[NUM_MID_REGS];
  assign rnd_mode_q                    = mid_pipe_rnd_mode_q[NUM_MID_REGS];
  assign dst_fmt_q2                    = mid_pipe_dst_fmt_q[NUM_MID_REGS];
  assign result_is_special_q           = mid_pipe_res_is_spec_q[NUM_MID_REGS];
  assign special_result_q              = mid_pipe_spec_res_q[NUM_MID_REGS];
  assign special_status_q              = mid_pipe_spec_stat_q[NUM_MID_REGS];

`line 1063 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
   
   
   
   
  logic bypass_w;
  assign bypass_w = sum_exact_zero_q && !info_min_is_zero_q && sticky_before_add_z_q;

`line 1074 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic [2*DST_PRECISION_BITS+3:0] mantissa_w;
  logic [2*DST_PRECISION_BITS+PRECISION_BITS+3:0] mantissa_w_shifted;

`line 1077 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic                            tentative_sign_z;
  logic                            effective_subtraction_z;
  logic signed [DST_EXP_WIDTH-1:0] final_tentative_exponent;

`line 1081 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  assign final_tentative_exponent = (bypass_w) ? (exponent_min_q >= 0) ? exponent_min_q : 1'b0
                                               : exponent_w_q;

`line 1084 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  assign mantissa_w = {sum_carry_q && ~effective_subtraction_first_q, sum_q};
  assign mantissa_w_shifted = mantissa_w << PRECISION_BITS;

`line 1087 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign tentative_sign_z = (bypass_w) ? addend_min_sign_q : final_sign_q;

`line 1090 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_comb begin
    case (exponent_cmp_q)
      3'b000  :  effective_subtraction_z = product_x_sign_q ^ tentative_sign_z;
      3'b001  :  effective_subtraction_z = product_x_sign_q ^ tentative_sign_z;
      3'b011  :  effective_subtraction_z = operand_e_sign_q ^ tentative_sign_z;
      3'b100  :  effective_subtraction_z = product_y_sign_q ^ tentative_sign_z;
      3'b110  :  effective_subtraction_z = product_y_sign_q ^ tentative_sign_z;
      3'b111  :  effective_subtraction_z = operand_e_sign_q ^ tentative_sign_z;
      default :  effective_subtraction_z = operand_e_sign_q ^ tentative_sign_z;
    endcase
  end

`line 1102 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic [2*DST_PRECISION_BITS+PRECISION_BITS+3:0] addend_min_shifted;
  logic                            inject_carry_in_z;  

`line 1105 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign addend_min_shifted  = (effective_subtraction_z) ? ~addend_min_after_shift_q : addend_min_after_shift_q;
  assign inject_carry_in_z = effective_subtraction_z & ~sticky_before_add_z_q;

`line 1109 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic [2*DST_PRECISION_BITS+PRECISION_BITS+4:0] sum_raw_z;    
  logic                            sum_carry_z;  
  logic [2*DST_PRECISION_BITS+PRECISION_BITS+3:0] sum_z;        
  logic                            final_sign_z;

`line 1117 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign sum_raw_z    = (bypass_w) ? (exponent_min_q > 0) ? addend_min_q << (DST_PRECISION_BITS+PRECISION_BITS+4)
                                                          : (addend_min_q << (DST_PRECISION_BITS+PRECISION_BITS+4))
                                                            >> signed'(-exponent_min_q+1)
                                   : mantissa_w_shifted + addend_min_shifted + inject_carry_in_z;
  assign sum_carry_z  = sum_raw_z[2*DST_PRECISION_BITS +PRECISION_BITS+ 4];

`line 1124 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign sum_z        = (effective_subtraction_z && ~sum_carry_z) ? -sum_raw_z : sum_raw_z;

`line 1127 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign final_sign_z = (effective_subtraction_z && (sum_carry_z == tentative_sign_z))
                            ? 1'b1
                            : (effective_subtraction_z ? 1'b0 : tentative_sign_z);

`line 1132 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic        [LZC_SUM_WIDTH-1:0]    sum_lower;               
  logic        [LZC_RESULT_WIDTH-1:0] leading_zero_count;      
  logic signed [LZC_RESULT_WIDTH:0]   leading_zero_count_sgn;  
  logic                               lzc_zeroes;              

`line 1140 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic        [DST_SHIFT_AMOUNT_WIDTH-1:0] norm_shamt;  
  logic signed [DST_EXP_WIDTH-1:0]          normalized_exponent;

`line 1143 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic [2*DST_PRECISION_BITS+PRECISION_BITS+4:0] sum_shifted;        
  logic     [DST_PRECISION_BITS:0] final_mantissa;     
  logic   [DST_PRECISION_BITS+PRECISION_BITS+2:0] sum_sticky_bits;    
  logic                            sticky_after_norm;  

`line 1148 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic signed [DST_EXP_WIDTH-1:0] final_exponent;

`line 1150 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  assign sum_lower = {(~effective_subtraction_z && sum_carry_z), sum_z};

`line 1152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  lzc #(
    .WIDTH ( LZC_SUM_WIDTH   ),
    .MODE  ( 1               )  
  ) i_lzc (
    .in_i    ( sum_lower          ),
    .cnt_o   ( leading_zero_count ),
    .empty_o ( lzc_zeroes         )
  );

`line 1162 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  assign leading_zero_count_sgn = signed'({1'b0, leading_zero_count});

`line 1164 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  always_comb begin : norm_shift_amount
   if ((final_tentative_exponent - leading_zero_count_sgn + 1 > 0) && !lzc_zeroes) begin
       
      if (leading_zero_count > 0) begin
        norm_shamt          = leading_zero_count - 1;
        normalized_exponent = final_tentative_exponent - leading_zero_count_sgn + 1;  
      end else begin
        norm_shamt          = '0;
        normalized_exponent = final_tentative_exponent;
      end
     
    end else begin
       
      if (final_tentative_exponent > 0)
        norm_shamt          = final_tentative_exponent - 1;
      else
        norm_shamt          = '0;
      normalized_exponent = '0;  
    end
  end

`line 1186 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign sum_shifted       = sum_lower << norm_shamt;

`line 1189 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
  always_comb begin : small_norm
     
    {final_mantissa, sum_sticky_bits} = sum_shifted;
    final_exponent                    = normalized_exponent;

`line 1196 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
     
    if (sum_shifted[2*DST_PRECISION_BITS+PRECISION_BITS+4]) begin  
      {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      final_exponent                    = normalized_exponent + 1;
     
    end else if (sum_shifted[2*DST_PRECISION_BITS+PRECISION_BITS+3]) begin  
       
     
    end else if (normalized_exponent > 1) begin
      {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      final_exponent                    = normalized_exponent - 1;
     
    end else begin
      final_exponent = '0;
    end
  end

`line 1213 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  always_comb begin
    sticky_after_norm = (| {sum_sticky_bits}) | (sticky_before_add_z_q && ~bypass_w) | sticky_before_add_q;
    if (sticky_before_add_q && !effective_subtraction_first_q && !sticky_before_add_z_q
        && effective_subtraction_z && (sum_sticky_bits == '0) && !info_min_is_zero_q) begin
      sticky_after_norm = 1'b0;
    end
    if (sticky_before_add_q && effective_subtraction_first_q && !sticky_before_add_z_q
       && !effective_subtraction_z && (sum_sticky_bits == '0) && !info_min_is_zero_q) begin
      sticky_after_norm = 1'b0;
    end
  end

`line 1226 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic                                             pre_round_sign;
  logic [SUPER_DST_EXP_BITS+SUPER_DST_MAN_BITS-1:0] pre_round_abs;  
  logic [1:0]                                       round_sticky_bits;

`line 1233 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic of_before_round, of_after_round;  
  logic uf_before_round, uf_after_round;  

`line 1236 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic [NUM_FORMATS-1:0][SUPER_DST_EXP_BITS+SUPER_DST_MAN_BITS-1:0] fmt_pre_round_abs;  
  logic [NUM_FORMATS-1:0][1:0]                                       fmt_round_sticky_bits;

`line 1239 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic [NUM_FORMATS-1:0]                           fmt_of_after_round;
  logic [NUM_FORMATS-1:0]                           fmt_uf_after_round;

`line 1242 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic                                             rounded_sign;
  logic [SUPER_DST_EXP_BITS+SUPER_DST_MAN_BITS-1:0] rounded_abs;  
  logic                                             result_zero;

`line 1246 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign of_before_round = final_exponent >= 2**(fpnew_pkg::exp_bits(dst_fmt_q2))-1;  
  assign uf_before_round = final_exponent == 0;                

`line 1250 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : gen_res_assemble
     
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 1256 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    logic [EXP_BITS-1:0] pre_round_exponent;
    logic [MAN_BITS-1:0] pre_round_mantissa;

`line 1259 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (DstDotpFpFmtConfig[fmt]) begin : active_dst_format

`line 1261 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      assign pre_round_exponent = (of_before_round) ? 2**EXP_BITS-2 : final_exponent[EXP_BITS-1:0];
      assign pre_round_mantissa = (of_before_round) ? '1 : final_mantissa[SUPER_DST_MAN_BITS-:MAN_BITS];
       
      assign fmt_pre_round_abs[fmt] = {pre_round_exponent, pre_round_mantissa};  

`line 1266 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
       
      assign fmt_round_sticky_bits[fmt][1] = final_mantissa[SUPER_DST_MAN_BITS-MAN_BITS] |
                                             of_before_round;

`line 1270 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
       
      if (MAN_BITS < SUPER_DST_MAN_BITS) begin : narrow_sticky
        assign fmt_round_sticky_bits[fmt][0] = (| final_mantissa[SUPER_DST_MAN_BITS-MAN_BITS-1:0]) |
                                               sticky_after_norm | of_before_round;
      end else begin : normal_sticky
        assign fmt_round_sticky_bits[fmt][0] = sticky_after_norm | of_before_round;
      end
    end else begin : inactive_format
      assign fmt_pre_round_abs[fmt] = '{default: fpnew_pkg::DONT_CARE};
      assign fmt_round_sticky_bits[fmt] = '{default: fpnew_pkg::DONT_CARE};
    end
  end

`line 1283 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign pre_round_abs      = fmt_pre_round_abs[dst_fmt_q2];

`line 1286 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign round_sticky_bits  = fmt_round_sticky_bits[dst_fmt_q2];
  assign pre_round_sign     = (info_max_is_zero_q && (pre_round_abs == '0) && (| round_sticky_bits))
                              ? final_sign_zero_q : final_sign_z;

`line 1291 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  fpnew_rounding #(
    .AbsWidth ( SUPER_DST_EXP_BITS + SUPER_DST_MAN_BITS )
  ) i_fpnew_rounding (
    .abs_value_i             ( pre_round_abs           ),
    .sign_i                  ( pre_round_sign          ),
    .round_sticky_bits_i     ( round_sticky_bits       ),
    .rnd_mode_i              ( rnd_mode_q              ),
    .effective_subtraction_i ( effective_subtraction_z ),
    .abs_rounded_o           ( rounded_abs             ),
    .sign_o                  ( rounded_sign            ),
    .exact_zero_o            ( result_zero             )
  );

`line 1305 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  logic [NUM_FORMATS-1:0][DST_WIDTH-1:0] fmt_result;

`line 1307 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  for (genvar fmt = 0; fmt < int'(NUM_FORMATS); fmt++) begin : gen_sign_inject
     
    localparam int unsigned FP_WIDTH = fpnew_pkg::fp_width(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned EXP_BITS = fpnew_pkg::exp_bits(fpnew_pkg::fp_format_e'(fmt));
    localparam int unsigned MAN_BITS = fpnew_pkg::man_bits(fpnew_pkg::fp_format_e'(fmt));

`line 1313 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (DstDotpFpFmtConfig[fmt]) begin : active_dst_format
      always_comb begin : post_process
         
        fmt_uf_after_round[fmt] = rounded_abs[EXP_BITS+MAN_BITS-1:MAN_BITS] == '0;  
        fmt_of_after_round[fmt] = rounded_abs[EXP_BITS+MAN_BITS-1:MAN_BITS] == '1;  

`line 1319 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
         
        fmt_result[fmt]               = '1;
        fmt_result[fmt][FP_WIDTH-1:0] = {rounded_sign, rounded_abs[EXP_BITS+MAN_BITS-1:0]};
      end
    end else begin : inactive_format
      assign fmt_uf_after_round[fmt] = fpnew_pkg::DONT_CARE;
      assign fmt_of_after_round[fmt] = fpnew_pkg::DONT_CARE;
      assign fmt_result[fmt]         = '{default: fpnew_pkg::DONT_CARE};
    end
  end

`line 1330 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign uf_after_round = fmt_uf_after_round[dst_fmt_q2];
  assign of_after_round = fmt_of_after_round[dst_fmt_q2];

`line 1334 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
  logic [DST_WIDTH-1:0] regular_result;
  fpnew_pkg::status_t   regular_status;

`line 1340 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign regular_result    = fmt_result[dst_fmt_q2];
  assign regular_status.NV = 1'b0;  
  assign regular_status.DZ = 1'b0;  
  assign regular_status.OF = of_before_round | of_after_round;    
  assign regular_status.UF = uf_after_round & regular_status.NX;  
  assign regular_status.NX = (| round_sticky_bits) | of_before_round | of_after_round;

`line 1348 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  logic [DST_WIDTH-1:0] result_d;
  fpnew_pkg::status_t   status_d;

`line 1352 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign result_d = result_is_special_q ? special_result_q : regular_result;
  assign status_d = result_is_special_q ? special_status_q : regular_status;

`line 1356 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
   
   
   
  logic               [0:NUM_OUT_REGS][DST_WIDTH-1:0] out_pipe_result_q;
  fpnew_pkg::status_t [0:NUM_OUT_REGS]                out_pipe_status_q;
  TagType             [0:NUM_OUT_REGS]                out_pipe_tag_q;
  AuxType             [0:NUM_OUT_REGS]                out_pipe_aux_q;
  logic               [0:NUM_OUT_REGS]                out_pipe_valid_q;
   
  logic [0:NUM_OUT_REGS] out_pipe_ready;

`line 1368 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
   
  assign out_pipe_result_q[0] = result_d;
  assign out_pipe_status_q[0] = status_d;
  assign out_pipe_tag_q[0]    = mid_pipe_tag_q[NUM_MID_REGS];
  assign out_pipe_aux_q[0]    = mid_pipe_aux_q[NUM_MID_REGS];
  assign out_pipe_valid_q[0]  = mid_pipe_valid_q[NUM_MID_REGS];
   
  assign mid_pipe_ready[NUM_MID_REGS] = out_pipe_ready[0];
   
  for (genvar i = 0; i < NUM_OUT_REGS; i++) begin : gen_output_pipeline
     
    logic reg_ena;
     
     
     
    assign out_pipe_ready[i] = out_pipe_ready[i+1] | ~out_pipe_valid_q[i+1];
     
    
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                                      
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                  
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
                                                                     
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                 
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (!rst_ni) begin                                                   
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_valid_q[i+1] <= (1'b0);                                              
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                         
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_valid_q[i+1] <= (flush_i) ? (1'b0) : (out_pipe_ready[i]) ? (out_pipe_valid_q[i]) : (out_pipe_valid_q[i+1]);       
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                    
`line 1385 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
     
    assign reg_ena = out_pipe_ready[i] & out_pipe_valid_q[i];
     
    
`line 1389 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1389 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1389 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_result_q[i+1] <= ('0);                                                                 
`line 1389 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1389 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_result_q[i+1] <= (reg_ena) ? (out_pipe_result_q[i]) : (out_pipe_result_q[i+1]);                                                        
`line 1389 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1389 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1390 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1390 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1390 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_status_q[i+1] <= ('0);                                                                 
`line 1390 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1390 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_status_q[i+1] <= (reg_ena) ? (out_pipe_status_q[i]) : (out_pipe_status_q[i+1]);                                                        
`line 1390 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1390 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1391 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1391 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1391 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_tag_q[i+1] <= (TagType'('0));                                                                 
`line 1391 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1391 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_tag_q[i+1] <= (reg_ena) ? (out_pipe_tag_q[i]) : (out_pipe_tag_q[i+1]);                                                        
`line 1391 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1391 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
    
`line 1392 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                                    
`line 1392 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    if (! rst_ni) begin                                                                      
`line 1392 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_aux_q[i+1] <= (AuxType'('0));                                                                 
`line 1392 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end else begin                                                                            
`line 1392 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
      out_pipe_aux_q[i+1] <= (reg_ena) ? (out_pipe_aux_q[i]) : (out_pipe_aux_q[i+1]);                                                        
`line 1392 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
    end                                                                                       
`line 1392 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 0
  end
  end
   
  assign out_pipe_ready[NUM_OUT_REGS] = out_ready_i;
   
  assign result_o        = out_pipe_result_q[NUM_OUT_REGS];
  assign status_o        = out_pipe_status_q[NUM_OUT_REGS];
  assign extension_bit_o = 1'b1;  
  assign tag_o           = out_pipe_tag_q[NUM_OUT_REGS];
  assign aux_o           = out_pipe_aux_q[NUM_OUT_REGS];
  assign out_valid_o     = out_pipe_valid_q[NUM_OUT_REGS];
  assign busy_o          = (| {inp_pipe_valid_q, mid_pipe_valid_q, out_pipe_valid_q});
endmodule

`line 1406 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv" 2
