{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679694367149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679694367150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 17:46:07 2023 " "Processing started: Fri Mar 24 17:46:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679694367150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679694367150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679694367150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679694367400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encoder.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encoder " "Found entity 1: select_encoder" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367432 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder_4_16 " "Found entity 2: encoder_4_16" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367434 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_16 " "Found entity 2: decoder_4_16" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 5 5 " "Found 5 design units, including 5 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367436 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367436 ""} { "Info" "ISGN_ENTITY_NAME" "3 ar_shift_right " "Found entity 3: ar_shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367436 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367436 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_ops.v 4 4 " "Found 4 design units, including 4 entities, in source file logical_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367440 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_and " "Found entity 2: logical_and" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367440 ""} { "Info" "ISGN_ENTITY_NAME" "3 logical_not " "Found entity 3: logical_not" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367440 ""} { "Info" "ISGN_ENTITY_NAME" "4 logical_negate " "Found entity 4: logical_negate" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_regs.v 3 3 " "Found 3 design units, including 3 entities, in source file gen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_regs " "Found entity 1: gen_regs" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367442 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367442 ""} { "Info" "ISGN_ENTITY_NAME" "3 mar_reg " "Found entity 3: mar_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(52) " "Verilog HDL information at datapath_tb.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679694367445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitpair_mult " "Found entity 1: bitpair_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367452 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_mult " "Found entity 2: arithmetic_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_div.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_div " "Found entity 1: arithmetic_div" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367454 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679694367456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 8 8 " "Found 8 design units, including 8 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_sub " "Found entity 1: arithmetic_sub" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_add " "Found entity 2: arithmetic_add" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""} { "Info" "ISGN_ENTITY_NAME" "3 HA " "Found entity 3: HA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA " "Found entity 4: FA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""} { "Info" "ISGN_ENTITY_NAME" "5 RCA4 " "Found entity 5: RCA4" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""} { "Info" "ISGN_ENTITY_NAME" "6 RCA16 " "Found entity 6: RCA16" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""} { "Info" "ISGN_ENTITY_NAME" "7 RCA32 " "Found entity 7: RCA32" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""} { "Info" "ISGN_ENTITY_NAME" "8 RCA64 " "Found entity 8: RCA64" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694367462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694367462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag conff.v(15) " "Verilog HDL Implicit Net warning at conff.v(15): created implicit net for \"flag\"" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694367462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679694367503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:output_mux " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:output_mux\"" {  } { { "datapath.v" "output_mux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367508 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement warning at encoder_32_5.v(5): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1679694367509 "|datapath|encoder_32_5:output_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement information at encoder_32_5.v(5): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679694367509 "|datapath|encoder_32_5:output_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mdrMUX " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mdrMUX\"" {  } { { "datapath.v" "mdrMUX" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:mdr " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:mdr\"" {  } { { "datapath.v" "mdr" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar_reg mar_reg:mar " "Elaborating entity \"mar_reg\" for hierarchy \"mar_reg:mar\"" {  } { { "datapath.v" "mar" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_connection " "Elaborating entity \"ram\" for hierarchy \"ram:ram_connection\"" {  } { { "datapath.v" "ram_connection" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encoder select_encoder:s_e " "Elaborating entity \"select_encoder\" for hierarchy \"select_encoder:s_e\"" {  } { { "datapath.v" "s_e" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367519 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode select_encoder.v(9) " "Verilog HDL Always Construct warning at select_encoder.v(9): inferring latch(es) for variable \"decode\", which holds its previous value in one or more paths through the always construct" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679694367519 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[0\] select_encoder.v(9) " "Inferred latch for \"decode\[0\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679694367519 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[1\] select_encoder.v(9) " "Inferred latch for \"decode\[1\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679694367519 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[2\] select_encoder.v(9) " "Inferred latch for \"decode\[2\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679694367520 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[3\] select_encoder.v(9) " "Inferred latch for \"decode\[3\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679694367520 "|datapath|select_encoder:s_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_4_16 select_encoder:s_e\|encoder_4_16:s_enc " "Elaborating entity \"encoder_4_16\" for hierarchy \"select_encoder:s_e\|encoder_4_16:s_enc\"" {  } { { "select_encoder.v" "s_enc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff conff:control " "Elaborating entity \"conff\" for hierarchy \"conff:control\"" {  } { { "datapath.v" "control" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367522 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag conff.v(19) " "Verilog HDL Always Construct warning at conff.v(19): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679694367523 "|datapath|conff:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 conff:control\|decoder_4_16:yup " "Elaborating entity \"decoder_4_16\" for hierarchy \"conff:control\|decoder_4_16:yup\"" {  } { { "conff.v" "yup" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "datapath.v" "pc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:hi " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:hi\"" {  } { { "datapath.v" "hi" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:r2 " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:r2\"" {  } { { "datapath.v" "r2" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:r6 " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:r6\"" {  } { { "datapath.v" "r6" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "datapath.v" "alu_module" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or alu:alu_module\|logical_or:l_or " "Elaborating entity \"logical_or\" for hierarchy \"alu:alu_module\|logical_or:l_or\"" {  } { { "alu.v" "l_or" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_and alu:alu_module\|logical_and:l_and " "Elaborating entity \"logical_and\" for hierarchy \"alu:alu_module\|logical_and:l_and\"" {  } { { "alu.v" "l_and" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_negate alu:alu_module\|logical_negate:l_neg " "Elaborating entity \"logical_negate\" for hierarchy \"alu:alu_module\|logical_negate:l_neg\"" {  } { { "alu.v" "l_neg" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not alu:alu_module\|logical_not:l_not " "Elaborating entity \"logical_not\" for hierarchy \"alu:alu_module\|logical_not:l_not\"" {  } { { "alu.v" "l_not" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left alu:alu_module\|shift_left:s_left " "Elaborating entity \"shift_left\" for hierarchy \"alu:alu_module\|shift_left:s_left\"" {  } { { "alu.v" "s_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right alu:alu_module\|shift_right:s_right " "Elaborating entity \"shift_right\" for hierarchy \"alu:alu_module\|shift_right:s_right\"" {  } { { "alu.v" "s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar_shift_right alu:alu_module\|ar_shift_right:a_s_right " "Elaborating entity \"ar_shift_right\" for hierarchy \"alu:alu_module\|ar_shift_right:a_s_right\"" {  } { { "alu.v" "a_s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:alu_module\|rotate_left:rot_left " "Elaborating entity \"rotate_left\" for hierarchy \"alu:alu_module\|rotate_left:rot_left\"" {  } { { "alu.v" "rot_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367563 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(27) " "Verilog HDL warning at rotate.v(27): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679694367563 "|datapath|alu:alu_module|rotate_left:rot_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:alu_module\|rotate_right:rot_right " "Elaborating entity \"rotate_right\" for hierarchy \"alu:alu_module\|rotate_right:rot_right\"" {  } { { "alu.v" "rot_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367564 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(39) " "Verilog HDL warning at rotate.v(39): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 39 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679694367565 "|datapath|alu:alu_module|rotate_right:rot_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_add alu:alu_module\|arithmetic_add:a_add " "Elaborating entity \"arithmetic_add\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\"" {  } { { "alu.v" "a_add" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA32 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum " "Elaborating entity \"RCA32\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\"" {  } { { "add_sub.v" "sum" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA16 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1 " "Elaborating entity \"RCA16\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\"" {  } { { "add_sub.v" "RCA16_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA4 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1 " "Elaborating entity \"RCA4\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\"" {  } { { "add_sub.v" "RCA4_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1 " "Elaborating entity \"FA\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\"" {  } { { "add_sub.v" "FA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1 " "Elaborating entity \"HA\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1\"" {  } { { "add_sub.v" "HA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_sub alu:alu_module\|arithmetic_sub:a_sub " "Elaborating entity \"arithmetic_sub\" for hierarchy \"alu:alu_module\|arithmetic_sub:a_sub\"" {  } { { "alu.v" "a_sub" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_mult alu:alu_module\|arithmetic_mult:a_mult " "Elaborating entity \"arithmetic_mult\" for hierarchy \"alu:alu_module\|arithmetic_mult:a_mult\"" {  } { { "alu.v" "a_mult" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367810 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(33) " "Verilog HDL Case Statement warning at arithmetic_mult.v(33): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679694367813 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(34) " "Verilog HDL Case Statement warning at arithmetic_mult.v(34): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679694367814 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(36) " "Verilog HDL Case Statement warning at arithmetic_mult.v(36): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679694367814 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_div alu:alu_module\|arithmetic_div:a_div " "Elaborating entity \"arithmetic_div\" for hierarchy \"alu:alu_module\|arithmetic_div:a_div\"" {  } { { "alu.v" "a_div" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arithmetic_div.v(14) " "Verilog HDL assignment warning at arithmetic_div.v(14): truncated value with size 33 to match size of target (32)" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679694367818 "|datapath|alu:alu_module|arithmetic_div:a_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:BusMux " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:BusMux\"" {  } { { "datapath.v" "BusMux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694367820 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ram:ram_connection\|ram_contents_rtl_0 " "Inferred RAM node \"ram:ram_connection\|ram_contents_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1679694369033 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_connection\|ram_contents_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_connection\|ram_contents_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU-System.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/CPU-System.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679694374559 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1679694374559 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679694374559 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add3\"" {  } { { "arithmetic_div.v" "Add3" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add5\"" {  } { { "arithmetic_div.v" "Add5" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add7\"" {  } { { "arithmetic_div.v" "Add7" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add9\"" {  } { { "arithmetic_div.v" "Add9" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add11\"" {  } { { "arithmetic_div.v" "Add11" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add13\"" {  } { { "arithmetic_div.v" "Add13" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add15\"" {  } { { "arithmetic_div.v" "Add15" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add17\"" {  } { { "arithmetic_div.v" "Add17" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add19\"" {  } { { "arithmetic_div.v" "Add19" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add21\"" {  } { { "arithmetic_div.v" "Add21" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add23\"" {  } { { "arithmetic_div.v" "Add23" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add25\"" {  } { { "arithmetic_div.v" "Add25" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add27\"" {  } { { "arithmetic_div.v" "Add27" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add29\"" {  } { { "arithmetic_div.v" "Add29" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add31\"" {  } { { "arithmetic_div.v" "Add31" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add33\"" {  } { { "arithmetic_div.v" "Add33" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add35\"" {  } { { "arithmetic_div.v" "Add35" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add37\"" {  } { { "arithmetic_div.v" "Add37" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add39\"" {  } { { "arithmetic_div.v" "Add39" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add41\"" {  } { { "arithmetic_div.v" "Add41" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add43\"" {  } { { "arithmetic_div.v" "Add43" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add45\"" {  } { { "arithmetic_div.v" "Add45" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add47\"" {  } { { "arithmetic_div.v" "Add47" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add49\"" {  } { { "arithmetic_div.v" "Add49" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add51\"" {  } { { "arithmetic_div.v" "Add51" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add53\"" {  } { { "arithmetic_div.v" "Add53" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add55\"" {  } { { "arithmetic_div.v" "Add55" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add57\"" {  } { { "arithmetic_div.v" "Add57" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add59\"" {  } { { "arithmetic_div.v" "Add59" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374563 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679694374563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_connection\|altsyncram:ram_contents_rtl_0 " "Elaborated megafunction instantiation \"ram:ram_connection\|altsyncram:ram_contents_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_connection\|altsyncram:ram_contents_rtl_0 " "Instantiated megafunction \"ram:ram_connection\|altsyncram:ram_contents_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU-System.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU-System.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374606 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679694374606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8i1 " "Found entity 1: altsyncram_v8i1" {  } { { "db/altsyncram_v8i1.tdf" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/db/altsyncram_v8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694374660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694374660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\"" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694374685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Instantiated megafunction \"alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679694374685 ""}  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679694374685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gui " "Found entity 1: add_sub_gui" {  } { { "db/add_sub_gui.tdf" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/db/add_sub_gui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679694374732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679694374732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[0\] " "Latch select_encoder:s_e\|decode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA grc " "Ports D and ENA on the latch are fed by the same signal grc" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679694376880 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679694376880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[3\] " "Latch select_encoder:s_e\|decode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA grc " "Ports D and ENA on the latch are fed by the same signal grc" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679694376880 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679694376880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[1\] " "Latch select_encoder:s_e\|decode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA grc " "Ports D and ENA on the latch are fed by the same signal grc" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679694376880 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679694376880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[2\] " "Latch select_encoder:s_e\|decode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA grc " "Ports D and ENA on the latch are fed by the same signal grc" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679694376880 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679694376880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679694381676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg " "Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679694386336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679694386664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694386664 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "67 " "Design contains 67 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "con_enable " "No output dependent on input pin \"con_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|con_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_enable " "No output dependent on input pin \"outport_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|outport_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_enable " "No output dependent on input pin \"inport_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|inport_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[16\] " "No output dependent on input pin \"data_in\[16\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[17\] " "No output dependent on input pin \"data_in\[17\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[18\] " "No output dependent on input pin \"data_in\[18\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[19\] " "No output dependent on input pin \"data_in\[19\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[20\] " "No output dependent on input pin \"data_in\[20\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[21\] " "No output dependent on input pin \"data_in\[21\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[22\] " "No output dependent on input pin \"data_in\[22\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[23\] " "No output dependent on input pin \"data_in\[23\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[24\] " "No output dependent on input pin \"data_in\[24\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[25\] " "No output dependent on input pin \"data_in\[25\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[26\] " "No output dependent on input pin \"data_in\[26\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[27\] " "No output dependent on input pin \"data_in\[27\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[28\] " "No output dependent on input pin \"data_in\[28\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[29\] " "No output dependent on input pin \"data_in\[29\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[30\] " "No output dependent on input pin \"data_in\[30\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[31\] " "No output dependent on input pin \"data_in\[31\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[0\] " "No output dependent on input pin \"data_outport\[0\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[1\] " "No output dependent on input pin \"data_outport\[1\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[2\] " "No output dependent on input pin \"data_outport\[2\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[3\] " "No output dependent on input pin \"data_outport\[3\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[4\] " "No output dependent on input pin \"data_outport\[4\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[5\] " "No output dependent on input pin \"data_outport\[5\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[6\] " "No output dependent on input pin \"data_outport\[6\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[7\] " "No output dependent on input pin \"data_outport\[7\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[8\] " "No output dependent on input pin \"data_outport\[8\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[9\] " "No output dependent on input pin \"data_outport\[9\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[10\] " "No output dependent on input pin \"data_outport\[10\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[11\] " "No output dependent on input pin \"data_outport\[11\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[12\] " "No output dependent on input pin \"data_outport\[12\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[13\] " "No output dependent on input pin \"data_outport\[13\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[14\] " "No output dependent on input pin \"data_outport\[14\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[15\] " "No output dependent on input pin \"data_outport\[15\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[16\] " "No output dependent on input pin \"data_outport\[16\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[17\] " "No output dependent on input pin \"data_outport\[17\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[18\] " "No output dependent on input pin \"data_outport\[18\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[19\] " "No output dependent on input pin \"data_outport\[19\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[20\] " "No output dependent on input pin \"data_outport\[20\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[21\] " "No output dependent on input pin \"data_outport\[21\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[22\] " "No output dependent on input pin \"data_outport\[22\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[23\] " "No output dependent on input pin \"data_outport\[23\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[24\] " "No output dependent on input pin \"data_outport\[24\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[25\] " "No output dependent on input pin \"data_outport\[25\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[26\] " "No output dependent on input pin \"data_outport\[26\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[27\] " "No output dependent on input pin \"data_outport\[27\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[28\] " "No output dependent on input pin \"data_outport\[28\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[29\] " "No output dependent on input pin \"data_outport\[29\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[30\] " "No output dependent on input pin \"data_outport\[30\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_outport\[31\] " "No output dependent on input pin \"data_outport\[31\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679694387017 "|datapath|data_outport[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679694387017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7236 " "Implemented 7236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "159 " "Implemented 159 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679694387020 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679694387020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7008 " "Implemented 7008 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679694387020 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679694387020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679694387020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679694387062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 17:46:27 2023 " "Processing ended: Fri Mar 24 17:46:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679694387062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679694387062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679694387062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679694387062 ""}
