
// File generated by Go version O-2018.09#f5599cac26#190121, Tue May 28 10:45:21 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// go -B -I../lib -F -D__tct_patch__=300 -Verilog -otmicro_vlog -cgo_options.cfg -Itmicro_vlog/tmp_pdg -updg -updg_controller tmicro



`timescale 1ns/1ps

// module reg_LC : reg_LC
module reg_LC
  // synopsys translate_off
  #(parameter reg_log = 1'b1,
    parameter reg_log_name = "LC"
  )
  // synopsys translate_on
  ( input             clock,
    input             ohe_selector_E1,
    input             LC_lcr_cntrl_nxtpc_pdg_r_en_in, // std_logic
    input             LC_lcw_cntrl_nxtpc_pdg_en_in, // std_logic
    input       [1:0] LC_lcr_cntrl_nxtpc_pdg_r_a_in, // uint2
    input       [1:0] __LC_lcw_wad_in, // uint2
    input      [15:0] lcw_in, // addr
    output reg [15:0] lcr_out // addr
  );


  reg [15:0] reg_val[0:2];

  reg [15:0] reg_val_next[0:2];

  reg  [2:0] reg_write_enab;


  // synopsys translate_off

  reg [2:0] reg_write_log;
  reg [2:0] old_reg_write_log;
  initial reg_write_log <= {3{1'b0}};
  initial old_reg_write_log <= {3{1'b0}};

  always @ (negedge clock)
  begin : p_reg_LC_log

    integer k;

    if (reg_log)
    begin
      for (k = 0; k <= 2; k = k + 1)
      begin
        if (reg_write_log[k] != old_reg_write_log[k])
        begin
          $fdisplay(tmicro.inst_reg_PC.log_file, "%s[%0d] = %0d", reg_log_name, k, reg_val[k]);
        end
        old_reg_write_log[k] <= reg_write_log[k];
      end
    end
  end
  // synopsys translate_on

  always @ (*)
  begin : p_read_reg_LC

    lcr_out = 0;

    // (lcr_rd_LC_LC_lcr_cntrl_nxtpc_pdg_r_a_LC_lcr_cntrl_nxtpc_pdg_r_en)
    if (LC_lcr_cntrl_nxtpc_pdg_r_en_in)
    begin
      lcr_out = reg_val[LC_lcr_cntrl_nxtpc_pdg_r_a_in];
    end

  end

  always @ (*)
  begin : p_write_combin_reg_LC

    integer j;

    reg_write_enab = 0;
    for ( j = 0; j <= 2; j = j + 1)
      reg_val_next[j] = 0;


    // (LC_wr_lcw_LC_lcw_cntrl_nxtpc_pdg_w_a_LC_lcw_cntrl_nxtpc_pdg_en)
    if (LC_lcw_cntrl_nxtpc_pdg_en_in)
    begin
      reg_write_enab[__LC_lcw_wad_in] = 1'b1;
      reg_val_next[__LC_lcw_wad_in] = lcw_in;
    end

    if (ohe_selector_E1) // (LC_wr_lcw___LC_lcw_wad_E1)
    begin
      // [control.n:180]
      reg_write_enab[__LC_lcw_wad_in] = 1'b1;
      reg_val_next[__LC_lcw_wad_in] = lcw_in;
    end

  end

  always @ (posedge clock)
  begin : p_write_reg_LC

    integer j;
    for ( j = 0; j <= 2; j = j + 1)
    begin
      if (reg_write_enab[j])
      begin
        reg_val[j] <= reg_val_next[j];
        // synopsys translate_off
        reg_write_log[j] <= ~reg_write_log[j];
        // synopsys translate_on
      end
    end
  end

endmodule
