// Code your testbench here
// or browse Examples
module clock_devider(
  input clk,
  input reset,
  output  clk_div2,clk_div4,clk_div8);

  reg [3:0]counter = 0;
    
  always @(posedge clk or negedge reset)
      begin
        if(reset)
          counter = 3'b0;
        else begin
          if(counter == 3'b111)
            counter = 3'b0;
          else
            counter = counter + 1;
        end
        
      end

      assign clk_div2 = counter[0];
      assign clk_div4 = counter[1];
      assign clk_div8 = counter[2];
      
      
    end
    endmodule
    
