##################################################################################################
## 
##  Xilinx, Inc. 2010            www.xilinx.com 
##  Wed Jul 20 13:27:36 2011
##  Generated by MIG Version 1.2
##  
##################################################################################################
##  File name :       example_top.xdc
##  Details :     Constraints file
##                    FPGA Family:       KINTEX7
##                    FPGA Part:         XC7K410TFBG900_PKG
##                    Speedgrade:        -1
##                    Design Entry:      VERILOG
##                    Frequency:         400 MHz
##                    Time Period:       2500 ps
##################################################################################################

create_clock -name sys_clk -period 2.5 [get_ports sys_clk_p]
set_propagated_clock sys_clk_p
          
create_clock -name clk_ref_p -period 5 [get_ports clk_ref_p]
set_propagated_clock clk_ref_p
          
############## NET - IOSTANDARD ##################


# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[0]}]
set_property LOC AD3 [get_ports {ddr3_dq[0]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[1]}]
set_property LOC AC2 [get_ports {ddr3_dq[1]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[2]}]
set_property LOC AC1 [get_ports {ddr3_dq[2]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[3]}]
set_property LOC AC5 [get_ports {ddr3_dq[3]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[4]}]
set_property LOC AC4 [get_ports {ddr3_dq[4]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[5]}]
set_property LOC AD6 [get_ports {ddr3_dq[5]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[6]}]
set_property LOC AE6 [get_ports {ddr3_dq[6]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[7]}]
set_property LOC AC7 [get_ports {ddr3_dq[7]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[8]}]
set_property LOC AF2 [get_ports {ddr3_dq[8]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[9]}]
set_property LOC AE1 [get_ports {ddr3_dq[9]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[10]}]
set_property LOC AF1 [get_ports {ddr3_dq[10]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[11]}]
set_property LOC AE4 [get_ports {ddr3_dq[11]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[12]}]
set_property LOC AE3 [get_ports {ddr3_dq[12]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[13]}]
set_property LOC AE5 [get_ports {ddr3_dq[13]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[14]}]
set_property LOC AF5 [get_ports {ddr3_dq[14]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[15]}]
set_property LOC AF6 [get_ports {ddr3_dq[15]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[16]}]
set_property LOC AJ4 [get_ports {ddr3_dq[16]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[17]}]
set_property LOC AH6 [get_ports {ddr3_dq[17]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[18]}]
set_property LOC AH5 [get_ports {ddr3_dq[18]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[19]}]
set_property LOC AH2 [get_ports {ddr3_dq[19]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[20]}]
set_property LOC AJ2 [get_ports {ddr3_dq[20]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[21]}]
set_property LOC AJ1 [get_ports {ddr3_dq[21]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[22]}]
set_property LOC AK1 [get_ports {ddr3_dq[22]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[23]}]
set_property LOC AJ3 [get_ports {ddr3_dq[23]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[24]}]
set_property LOC AF7 [get_ports {ddr3_dq[24]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[25]}]
set_property LOC AG7 [get_ports {ddr3_dq[25]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[26]}]
set_property LOC AJ6 [get_ports {ddr3_dq[26]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[27]}]
set_property LOC AK6 [get_ports {ddr3_dq[27]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[28]}]
set_property LOC AJ8 [get_ports {ddr3_dq[28]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[29]}]
set_property LOC AK8 [get_ports {ddr3_dq[29]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[30]}]
set_property LOC AK5 [get_ports {ddr3_dq[30]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[31]}]
set_property LOC AK4 [get_ports {ddr3_dq[31]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[32]}]
set_property LOC AK15 [get_ports {ddr3_dq[32]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[33]}]
set_property LOC AG15 [get_ports {ddr3_dq[33]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[34]}]
set_property LOC AH15 [get_ports {ddr3_dq[34]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[35]}]
set_property LOC AF15 [get_ports {ddr3_dq[35]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[36]}]
set_property LOC AG14 [get_ports {ddr3_dq[36]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[37]}]
set_property LOC AH17 [get_ports {ddr3_dq[37]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[38]}]
set_property LOC AJ17 [get_ports {ddr3_dq[38]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[39]}]
set_property LOC AE16 [get_ports {ddr3_dq[39]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[40]}]
set_property LOC AK19 [get_ports {ddr3_dq[40]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[41]}]
set_property LOC AG19 [get_ports {ddr3_dq[41]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[42]}]
set_property LOC AH19 [get_ports {ddr3_dq[42]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[43]}]
set_property LOC AD19 [get_ports {ddr3_dq[43]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[44]}]
set_property LOC AE19 [get_ports {ddr3_dq[44]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[45]}]
set_property LOC AF18 [get_ports {ddr3_dq[45]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[46]}]
set_property LOC AG18 [get_ports {ddr3_dq[46]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[47]}]
set_property LOC AF17 [get_ports {ddr3_dq[47]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[48]}]
set_property LOC AE18 [get_ports {ddr3_dq[48]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[49]}]
set_property LOC AD17 [get_ports {ddr3_dq[49]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[50]}]
set_property LOC AD16 [get_ports {ddr3_dq[50]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[51]}]
set_property LOC AA18 [get_ports {ddr3_dq[51]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[52]}]
set_property LOC AB18 [get_ports {ddr3_dq[52]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[53]}]
set_property LOC AB19 [get_ports {ddr3_dq[53]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[54]}]
set_property LOC AC19 [get_ports {ddr3_dq[54]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[55]}]
set_property LOC AB17 [get_ports {ddr3_dq[55]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[56]}]
set_property LOC AA15 [get_ports {ddr3_dq[56]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[57]}]
set_property LOC AB15 [get_ports {ddr3_dq[57]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[58]}]
set_property LOC AC14 [get_ports {ddr3_dq[58]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[59]}]
set_property LOC AD14 [get_ports {ddr3_dq[59]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[60]}]
set_property LOC AA17 [get_ports {ddr3_dq[60]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[61]}]
set_property LOC AA16 [get_ports {ddr3_dq[61]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[62]}]
set_property LOC Y16 [get_ports {ddr3_dq[62]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[63]}]
set_property LOC Y15 [get_ports {ddr3_dq[63]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[13]}]
set_property LOC AA12 [get_ports {ddr3_addr[13]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[12]}]
set_property LOC AB12 [get_ports {ddr3_addr[12]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[11]}]
set_property LOC AA8 [get_ports {ddr3_addr[11]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[10]}]
set_property LOC AB8 [get_ports {ddr3_addr[10]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[9]}]
set_property LOC Y11 [get_ports {ddr3_addr[9]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[8]}]
set_property LOC Y10 [get_ports {ddr3_addr[8]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[7]}]
set_property LOC AA11 [get_ports {ddr3_addr[7]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[6]}]
set_property LOC AA10 [get_ports {ddr3_addr[6]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[5]}]
set_property LOC AA13 [get_ports {ddr3_addr[5]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[4]}]
set_property LOC AB13 [get_ports {ddr3_addr[4]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[3]}]
set_property LOC AB10 [get_ports {ddr3_addr[3]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[2]}]
set_property LOC AC10 [get_ports {ddr3_addr[2]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[1]}]
set_property LOC AD8 [get_ports {ddr3_addr[1]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[0]}]
set_property LOC AE8 [get_ports {ddr3_addr[0]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[2]}]
set_property LOC AC12 [get_ports {ddr3_ba[2]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[1]}]
set_property LOC AC11 [get_ports {ddr3_ba[1]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[0]}]
set_property LOC AD9 [get_ports {ddr3_ba[0]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_ras_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ras_n}]
set_property LOC AE9 [get_ports {ddr3_ras_n}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_cas_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cas_n}]
set_property LOC AE11 [get_ports {ddr3_cas_n}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_we_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_we_n}]
set_property LOC AF11 [get_ports {ddr3_we_n}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_reset_n}]
set_property IOSTANDARD LVCMOS15 [get_ports {ddr3_reset_n}]
set_property LOC AD11 [get_ports {ddr3_reset_n}]

# Bank: 33 - Byte T2
set_property SLEW FAST [get_ports {ddr3_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cke[0]}]
set_property LOC AG10 [get_ports {ddr3_cke[0]}]

# Bank: 33 - Byte T2
set_property SLEW FAST [get_ports {ddr3_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_odt[0]}]
set_property LOC AH10 [get_ports {ddr3_odt[0]}]

# Bank: 33 - Byte T1
set_property SLEW FAST [get_ports {ddr3_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cs_n[0]}]
set_property LOC AD12 [get_ports {ddr3_cs_n[0]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[0]}]
set_property LOC AD4 [get_ports {ddr3_dm[0]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[1]}]
set_property LOC AF3 [get_ports {ddr3_dm[1]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dm[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[2]}]
set_property LOC AH4 [get_ports {ddr3_dm[2]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dm[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[3]}]
set_property LOC AF8 [get_ports {ddr3_dm[3]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dm[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[4]}]
set_property LOC AK16 [get_ports {ddr3_dm[4]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dm[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[5]}]
set_property LOC AJ19 [get_ports {ddr3_dm[5]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dm[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[6]}]
set_property LOC AD18 [get_ports {ddr3_dm[6]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dm[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[7]}]
set_property LOC AE15 [get_ports {ddr3_dm[7]}]

# Bank: 33 - Byte 
set_property IOSTANDARD DIFF_SSTL15 [get_ports {sys_clk_p}]
set_property LOC AE10 [get_ports {sys_clk_p}]

# Bank: 33 - Byte 
set_property IOSTANDARD DIFF_SSTL15 [get_ports {sys_clk_n}]
set_property LOC AF10 [get_ports {sys_clk_n}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[0]}]
set_property LOC AD2 [get_ports {ddr3_dqs_p[0]}]

# Bank: 34 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[0]}]
set_property LOC AD1 [get_ports {ddr3_dqs_n[0]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[1]}]
set_property LOC AG4 [get_ports {ddr3_dqs_p[1]}]

# Bank: 34 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[1]}]
set_property LOC AG3 [get_ports {ddr3_dqs_n[1]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[2]}]
set_property LOC AG2 [get_ports {ddr3_dqs_p[2]}]

# Bank: 34 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[2]}]
set_property LOC AH1 [get_ports {ddr3_dqs_n[2]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[3]}]
set_property LOC AH7 [get_ports {ddr3_dqs_p[3]}]

# Bank: 34 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[3]}]
set_property LOC AJ7 [get_ports {ddr3_dqs_n[3]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[4]}]
set_property LOC AH16 [get_ports {ddr3_dqs_p[4]}]

# Bank: 32 - Byte T0
set_property SLEW FAST [get_ports {ddr3_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[4]}]
set_property LOC AJ16 [get_ports {ddr3_dqs_n[4]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[5]}]
set_property LOC AJ18 [get_ports {ddr3_dqs_p[5]}]

# Bank: 32 - Byte T1
set_property SLEW FAST [get_ports {ddr3_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[5]}]
set_property LOC AK18 [get_ports {ddr3_dqs_n[5]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[6]}]
set_property LOC Y19 [get_ports {ddr3_dqs_p[6]}]

# Bank: 32 - Byte T2
set_property SLEW FAST [get_ports {ddr3_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[6]}]
set_property LOC Y18 [get_ports {ddr3_dqs_n[6]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[7]}]
set_property LOC AC16 [get_ports {ddr3_dqs_p[7]}]

# Bank: 32 - Byte T3
set_property SLEW FAST [get_ports {ddr3_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[7]}]
set_property LOC AC15 [get_ports {ddr3_dqs_n[7]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_ck_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_ck_p[0]}]
set_property LOC AB9 [get_ports {ddr3_ck_p[0]}]

# Bank: 33 - Byte T0
set_property SLEW FAST [get_ports {ddr3_ck_n[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_ck_n[0]}]
set_property LOC AC9 [get_ports {ddr3_ck_n[0]}]



set_property LOC PHASER_OUT_PHY_X1Y3 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_D.byte_lane_D/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y2 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_C.byte_lane_C/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y1 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_B.byte_lane_B/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y0 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_A.byte_lane_A/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y11 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_D.byte_lane_D/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y10 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_C.byte_lane_C/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y9 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_B.byte_lane_B/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y8 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_A.byte_lane_A/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y7 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_D.byte_lane_D/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y6 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_C.byte_lane_C/phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y5 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_B.byte_lane_B/phaser_out]

set_property LOC PHASER_IN_PHY_X1Y3 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_D.byte_lane_D/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y2 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_C.byte_lane_C/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y1 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_B.byte_lane_B/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y0 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_A.byte_lane_A/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y11 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_D.byte_lane_D/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y10 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_C.byte_lane_C/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y9 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_B.byte_lane_B/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y8 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_A.byte_lane_A/phaser_in]
set_property LOC PHASER_IN_PHY_X1Y7 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_D.byte_lane_D/phaser_in]
## set_property LOC PHASER_IN_PHY_X1Y6 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_C.byte_lane_C/phaser_in]
## set_property LOC PHASER_IN_PHY_X1Y5 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_B.byte_lane_B/phaser_in]

set_property LOC BUFIO_X1Y7 [get_cells */phy_4lanes_1.phy_4lanes/rclk_buf]



set_property LOC OUT_FIFO_X1Y3 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_D.byte_lane_D/out_fifo]
set_property LOC OUT_FIFO_X1Y2 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_C.byte_lane_C/out_fifo]
set_property LOC OUT_FIFO_X1Y1 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_B.byte_lane_B/out_fifo]
set_property LOC OUT_FIFO_X1Y0 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_A.byte_lane_A/out_fifo]
set_property LOC OUT_FIFO_X1Y11 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_D.byte_lane_D/out_fifo]
set_property LOC OUT_FIFO_X1Y10 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_C.byte_lane_C/out_fifo]
set_property LOC OUT_FIFO_X1Y9 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_B.byte_lane_B/out_fifo]
set_property LOC OUT_FIFO_X1Y8 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_A.byte_lane_A/out_fifo]
set_property LOC OUT_FIFO_X1Y7 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_D.byte_lane_D/out_fifo]
set_property LOC OUT_FIFO_X1Y6 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_C.byte_lane_C/out_fifo]
set_property LOC OUT_FIFO_X1Y5 [get_cells */phy_4lanes_1.phy_4lanes/byte_lane_B.byte_lane_B/out_fifo]

set_property LOC IN_FIFO_X1Y3 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_D.byte_lane_D/in_fifo]
set_property LOC IN_FIFO_X1Y2 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_C.byte_lane_C/in_fifo]
set_property LOC IN_FIFO_X1Y1 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_B.byte_lane_B/in_fifo]
set_property LOC IN_FIFO_X1Y0 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_A.byte_lane_A/in_fifo]
set_property LOC IN_FIFO_X1Y11 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_D.byte_lane_D/in_fifo]
set_property LOC IN_FIFO_X1Y10 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_C.byte_lane_C/in_fifo]
set_property LOC IN_FIFO_X1Y9 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_B.byte_lane_B/in_fifo]
set_property LOC IN_FIFO_X1Y8 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_A.byte_lane_A/in_fifo]

set_property LOC PHY_CONTROL_X1Y0 [get_cells */phy_4lanes_2.phy_4lanes/phy_control_i]
set_property LOC PHY_CONTROL_X1Y1 [get_cells */phy_4lanes_1.phy_4lanes/phy_control_i]
set_property LOC PHY_CONTROL_X1Y2 [get_cells */phy_4lanes_0.phy_4lanes/phy_control_i]

set_property LOC PHASER_REF_X1Y0 [get_cells */phy_4lanes_2.phy_4lanes/phaser_ref_i]
set_property LOC PHASER_REF_X1Y1 [get_cells */phy_4lanes_1.phy_4lanes/phaser_ref_i]
set_property LOC PHASER_REF_X1Y2 [get_cells */phy_4lanes_0.phy_4lanes/phaser_ref_i]

set_property LOC OLOGIC_X1Y43 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_D.byte_lane_D/byte_group_io/*slave_ts]
set_property LOC OLOGIC_X1Y31 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_C.byte_lane_C/byte_group_io/*slave_ts]
set_property LOC OLOGIC_X1Y19 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_B.byte_lane_B/byte_group_io/*slave_ts]
set_property LOC OLOGIC_X1Y7 [get_cells */phy_4lanes_2.phy_4lanes/byte_lane_A.byte_lane_A/byte_group_io/*slave_ts]
set_property LOC OLOGIC_X1Y143 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_D.byte_lane_D/byte_group_io/*slave_ts]
set_property LOC OLOGIC_X1Y131 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_C.byte_lane_C/byte_group_io/*slave_ts]
set_property LOC OLOGIC_X1Y119 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_B.byte_lane_B/byte_group_io/*slave_ts]
set_property LOC OLOGIC_X1Y107 [get_cells */phy_4lanes_0.phy_4lanes/byte_lane_A.byte_lane_A/byte_group_io/*slave_ts]

set_property LOC PLLE2_ADV_X1Y1 [get_cells */plle2_i]

# The TIG are for paths from PHASER output clocks to hard blocks.
# Phaser generated clocks traverse through dedicated routes.
# Phase of these clocks are dynamically adjusted.
# TIG constraints are temporary and planned to be removed.

set_false_path -through freq_refclk
set_false_path -through mem_refclk

set_false_path -through mem_refclk -through [get_nets */rclk*]
set_false_path -through clk -through [get_nets */rclk*]
