$date
	Thu Oct 19 12:13:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! counter_out [3:0] $end
$var reg 1 " clock $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U_counter $end
$var wire 1 " clock $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 4 % counter_out [3:0] $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
0#
1"
bx !
$end
#5
0"
1$
#10
b0 !
b0 %
1"
#15
0"
0$
#20
1"
#25
0"
1#
#30
b1 !
b1 %
1"
#35
0"
#40
b10 !
b10 %
1"
#45
0"
#50
b11 !
b11 %
1"
#55
0"
#60
b100 !
b100 %
1"
#65
0"
#70
b101 !
b101 %
1"
#75
0"
#80
b110 !
b110 %
1"
#85
0"
#90
b111 !
b111 %
1"
#95
0"
#100
b1000 !
b1000 %
1"
#105
0"
#110
b1001 !
b1001 %
1"
#115
0"
#120
b1010 !
b1010 %
1"
#125
0"
0#
#130
1"
