<module name="MCU_NAVSS0_UDMASS_PSILSS_CFG0_PROXY" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PSIL_CFG_PROXY_REVISION" acronym="PSIL_CFG_PROXY_REVISION" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x66C00100" description="TI internal data." range="" rwaccess="R"/>
  </register>
  <register id="PSIL_CFG_PROXY_TO" acronym="PSIL_CFG_PROXY_TO" offset="0x10" width="32" description="The PSI-L proxy timeout register controls the timeout watchdog and reports timeout occurrances on PSI-L configuration transactions issued by the built in PSI-L proxy.">
    <bitfield id="TOUT" width="1" begin="31" end="31" resetval="0x0" description="Timeout occurred. When set indicates that a timeout has occurred on a configuration access. Once set, this bit is persistent until manually cleared." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TOUT_CNT" width="16" begin="15" end="0" resetval="0x400" description="Timeout period. Specifies how many cycles to wait before closing up a configuration read or write transaction and asserting the TOUT bit" range="" rwaccess="RW"/>
  </register>
  <register id="PSIL_CFG_PROXY_CMDA" acronym="PSIL_CFG_PROXY_CMDA" offset="0x100" width="32" description="The Command Register A contains the busy indicator, direction, and thread number for the configuration transaction.">
    <bitfield id="BUSY" width="1" begin="31" end="31" resetval="0x0" description="Indication that a configuration read or write is in progress 0h = No transaction is in progress 1h = Transaction is in progress" range="" rwaccess="RW"/>
    <bitfield id="DIR" width="1" begin="30" end="30" resetval="0x0" description="Direction of configuration transaction 0h = Write transaction 1h = Read transaction" range="" rwaccess="RW"/>
    <bitfield id="TO" width="1" begin="29" end="29" resetval="0x0" description="Indication that a timeout occurred. This bit should be written to 0h on each new transaction. 0h = Transaction completed normally 1h = Timeout occurred" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="28" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="THREAD_ID" width="16" begin="15" end="0" resetval="0x0" description="Thread ID to which configuration read or write is being sent. The thread ID mapping is shown in" range="" rwaccess="RW"/>
  </register>
  <register id="PSIL_CFG_PROXY_CMDB" acronym="PSIL_CFG_PROXY_CMDB" offset="0x104" width="32" description="The Command Register B contains the byte enables and word address for the configuration transaction.">
    <bitfield id="BYTEN" width="4" begin="31" end="28" resetval="0x0" description="Byte enables to use for configuration read or write" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRESS" width="16" begin="15" end="0" resetval="0x0" description="Word (32-bit) address within thread configuration space for transaction 0h = Peer thread ID register ( 1h = Peer credit register ( 2h = Enable register ( 40h = Capabilities register ( 400h = Static TR register" range="" rwaccess="RW"/>
  </register>
  <register id="PSIL_CFG_PROXY_WDATA" acronym="PSIL_CFG_PROXY_WDATA" offset="0x108" width="32" description="The Write Data Register contains the data which is to be written during the configuration transaction.">
    <bitfield id="WDATA" width="32" begin="31" end="0" resetval="0x0" description="Configuration data word to be written" range="" rwaccess="RW"/>
  </register>
  <register id="PSIL_CFG_PROXY_RDATA" acronym="PSIL_CFG_PROXY_RDATA" offset="0x140" width="32" description="The Read Data Register contains the data which was read back during the configuration transaction.">
    <bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Configuration data word that was read" range="" rwaccess="RW"/>
  </register>
</module>
