<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 310</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:9px;line-height:13px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page310-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce310.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">8-54&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:468px;left:68px;white-space:nowrap" class="ft02">6.&#160;After the&#160;BSP&#160;has been established,&#160;the outstanding&#160;BIPIs are received one&#160;at a&#160;time&#160;(at&#160;T2, T3,&#160;and T4) and&#160;</p>
<p style="position:absolute;top:484px;left:93px;white-space:nowrap" class="ft02">ignored by all processors.</p>
<p style="position:absolute;top:508px;left:68px;white-space:nowrap" class="ft02">7.&#160;When the&#160;FIPI&#160;is finally received (at&#160;T5), only the&#160;BSP&#160;responds&#160;to it. It&#160;responds by fetching&#160;and executing&#160;</p>
<p style="position:absolute;top:525px;left:93px;white-space:nowrap" class="ft02">BIOS&#160;boot-strap code,&#160;beginning at the&#160;reset vector (physical address&#160;FFFF&#160;FFF0H).</p>
<p style="position:absolute;top:549px;left:68px;white-space:nowrap" class="ft02">8.&#160;As part&#160;of the&#160;boot-strap code,&#160;the BSP creates an&#160;ACPI&#160;table&#160;and an MP&#160;table&#160;and adds its initial&#160;APIC ID to&#160;</p>
<p style="position:absolute;top:565px;left:93px;white-space:nowrap" class="ft02">these&#160;tables&#160;as&#160;appropriate.&#160;</p>
<p style="position:absolute;top:589px;left:68px;white-space:nowrap" class="ft02">9.&#160;At&#160;the end of the boot-strap procedure,&#160;the BSP broadcasts&#160;a SIPI message to all&#160;the APs&#160;in the system. Here,&#160;</p>
<p style="position:absolute;top:606px;left:93px;white-space:nowrap" class="ft06">the&#160;SIPI message contains&#160;a vector to the&#160;BIOS&#160;AP&#160;initialization code (at&#160;000V&#160;V000H,&#160;where&#160;VV&#160;is the&#160;vector&#160;<br/>contained in&#160;the SIPI&#160;message).</p>
<p style="position:absolute;top:646px;left:68px;white-space:nowrap" class="ft02">10.&#160;All APs respond&#160;to the&#160;SIPI&#160;message&#160;by racing to&#160;a BIOS&#160;initialization&#160;semaphore. The&#160;first one&#160;to the&#160;</p>
<p style="position:absolute;top:663px;left:93px;white-space:nowrap" class="ft06">semaphore&#160;begins executing the&#160;initialization&#160;code. (See&#160;MP init code for semaphore implementation details.)&#160;<br/>As&#160;part of&#160;the AP initialization procedure,&#160;the AP&#160;adds&#160;its APIC ID number&#160;to the&#160;ACPI and MP tables as&#160;appro-<br/>priate. At&#160;the completion of the initialization&#160;procedure, the AP&#160;executes a CLI instruction (to clear the IF flag in&#160;<br/>the EFLAGS&#160;register) and&#160;halts itself.</p>
<p style="position:absolute;top:736px;left:68px;white-space:nowrap" class="ft02">11.&#160;When&#160;each of the&#160;APs has&#160;gained&#160;access&#160;to the&#160;semaphore and&#160;executed the&#160;AP initialization code and&#160;all&#160;</p>
<p style="position:absolute;top:753px;left:93px;white-space:nowrap" class="ft06">written their APIC IDs into&#160;the appropriate places&#160;in the ACPI and MP tables, the&#160;BSP&#160;establishes a count for&#160;the&#160;<br/>number of processors connected to&#160;the system&#160;bus,&#160;completes executing the&#160;BIOS boot-strap&#160;code, and then&#160;<br/>begins executing operating-system&#160;boot-strap&#160;and&#160;start-up code.</p>
<p style="position:absolute;top:810px;left:68px;white-space:nowrap" class="ft02">12.&#160;While&#160;the&#160;BSP&#160;is&#160;executing&#160;operating-system&#160;boot-strap&#160;and start-up code, the APs remain in&#160;the halted&#160;state.&#160;</p>
<p style="position:absolute;top:826px;left:93px;white-space:nowrap" class="ft06">In this state they&#160;will respond only&#160;to INITs,&#160;NMIs, and&#160;SMIs. They will also respond to snoops and to assertions&#160;<br/>of&#160;the STPCLK# pin.</p>
<p style="position:absolute;top:867px;left:68px;white-space:nowrap" class="ft06">Se<a href="o_fe12b1e2a880e0ce-276.html">e&#160;Section 8.4.4, “MP&#160;Initialization Example,” fo</a>r an&#160;annotated&#160;example&#160;the use of the MP protocol&#160;to boot IA-32&#160;<br/>processors&#160;in an MP. This&#160;code&#160;should&#160;run on&#160;any IA-32 processor&#160;that used the&#160;MP&#160;protocol.</p>
<p style="position:absolute;top:927px;left:68px;white-space:nowrap" class="ft03">8.11.2.1 &#160;&#160;Error Detection and Handling&#160;During the MP Initialization Protocol</p>
<p style="position:absolute;top:956px;left:68px;white-space:nowrap" class="ft07">Errors&#160;may&#160;occur&#160;on the&#160;APIC bus during&#160;the MP initialization&#160;phase. These errors&#160;may be transient or&#160;permanent&#160;<br/>and&#160;can be caused by&#160;a variety of&#160;failure&#160;mechanisms&#160;(for&#160;example, broken&#160;traces, soft errors&#160;during&#160;bus usage,&#160;<br/>etc.). All serial bus&#160;related errors&#160;will&#160;result&#160;in an&#160;APIC checksum or&#160;acceptance&#160;error.&#160;<br/>The MP initialization protocol&#160;makes&#160;the following assumptions&#160;regarding errors&#160;that occur&#160;during initialization:</p>
<p style="position:absolute;top:1035px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1035px;left:93px;white-space:nowrap" class="ft06">If errors are&#160;detected&#160;on the&#160;APIC bus during&#160;execution of the&#160;MP initialization protocol, the&#160;processors&#160;that&#160;<br/>detect the&#160;errors are&#160;shut down.&#160;</p>
<p style="position:absolute;top:113px;left:452px;white-space:nowrap" class="ft02">&#160;</p>
<p style="position:absolute;top:422px;left:252px;white-space:nowrap" class="ft05">Figure&#160;8-1.&#160;&#160;MP&#160;System&#160;With&#160;Multiple&#160;Pentium III&#160;Processors</p>
<p style="position:absolute;top:200px;left:281px;white-space:nowrap" class="ft00">Pentium III</p>
<p style="position:absolute;top:213px;left:282px;white-space:nowrap" class="ft00">Processor 0</p>
<p style="position:absolute;top:200px;left:376px;white-space:nowrap" class="ft00">Pentium III</p>
<p style="position:absolute;top:213px;left:376px;white-space:nowrap" class="ft00">Processor 1</p>
<p style="position:absolute;top:200px;left:471px;white-space:nowrap" class="ft00">Pentium III</p>
<p style="position:absolute;top:213px;left:472px;white-space:nowrap" class="ft00">Processor 2</p>
<p style="position:absolute;top:200px;left:566px;white-space:nowrap" class="ft00">Pentium III</p>
<p style="position:absolute;top:213px;left:566px;white-space:nowrap" class="ft00">Processor 3</p>
<p style="position:absolute;top:375px;left:294px;white-space:nowrap" class="ft00">BIPI.1</p>
<p style="position:absolute;top:375px;left:364px;white-space:nowrap" class="ft00">BIPI.0</p>
<p style="position:absolute;top:375px;left:436px;white-space:nowrap" class="ft00">BIPI.3</p>
<p style="position:absolute;top:375px;left:506px;white-space:nowrap" class="ft00">BIPI.2</p>
<p style="position:absolute;top:375px;left:583px;white-space:nowrap" class="ft00">FIPI</p>
<p style="position:absolute;top:326px;left:266px;white-space:nowrap" class="ft00">T0</p>
<p style="position:absolute;top:326px;left:337px;white-space:nowrap" class="ft00">T1</p>
<p style="position:absolute;top:326px;left:408px;white-space:nowrap" class="ft00">T2</p>
<p style="position:absolute;top:326px;left:479px;white-space:nowrap" class="ft00">T3</p>
<p style="position:absolute;top:326px;left:550px;white-space:nowrap" class="ft00">T4</p>
<p style="position:absolute;top:326px;left:622px;white-space:nowrap" class="ft00">T5</p>
<p style="position:absolute;top:132px;left:409px;white-space:nowrap" class="ft00">System (CPU) Bus</p>
<p style="position:absolute;top:277px;left:429px;white-space:nowrap" class="ft00">APIC Bus</p>
<p style="position:absolute;top:396px;left:410px;white-space:nowrap" class="ft00">Serial Bus&#160;Activity</p>
<p style="position:absolute;top:294px;left:337px;white-space:nowrap" class="ft08">Processor&#160;1<br/>Becomes&#160;BSP</p>
</div>
</body>
</html>
