

================================================================
== Vivado HLS Report for 'simd_mac_DSP2'
================================================================
* Date:           Tue May 10 21:16:35 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.313 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    282|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|     420|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     420|    300|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+---------------------+
    |          Instance         |        Module        |      Expression     |
    +---------------------------+----------------------+---------------------+
    |ultra_net_ama_adddQK_U721  |ultra_net_ama_adddQK  | i0 + (i1 + i2) * i3 |
    +---------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_1_fu_154_p2  |     *    |      0|  0|  33|          23|           4|
    |mul_ln1352_2_fu_226_p2  |     *    |      0|  0|  33|          23|           4|
    |mul_ln1352_3_fu_242_p2  |     *    |      0|  0|  33|          23|           4|
    |add_ln647_1_fu_277_p2   |     +    |      0|  0|  18|          14|          14|
    |add_ln647_fu_273_p2     |     +    |      0|  0|  18|          14|          14|
    |add_ln68_1_fu_142_p2    |     +    |      0|  0|  30|          23|          23|
    |add_ln68_2_fu_174_p2    |     +    |      0|  0|  30|          23|          23|
    |add_ln68_3_fu_194_p2    |     +    |      0|  0|  30|          23|          23|
    |add_ln700_1_fu_261_p2   |     +    |      0|  0|  18|          28|          28|
    |add_ln700_2_fu_267_p2   |     +    |      0|  0|  18|          28|          28|
    |add_ln78_fu_308_p2      |     +    |      0|  0|  21|          14|          14|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 282|         236|         179|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   14|         28|
    |ap_return_1  |   9|          2|   14|         28|
    +-------------+----+-----------+-----+-----------+
    |Total        |  18|          4|   28|         56|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln68_1_reg_386                      |  23|   0|   23|          0|
    |add_ln68_2_reg_396                      |  23|   0|   23|          0|
    |add_ln68_3_reg_401                      |  23|   0|   23|          0|
    |add_ln700_reg_406                       |  27|   0|   27|          0|
    |ap_ce_reg                               |   1|   0|    1|          0|
    |ap_return_0_int_reg                     |  14|   0|   14|          0|
    |ap_return_1_int_reg                     |  14|   0|   14|          0|
    |invec_0_V_read_1_reg_381                |   4|   0|    4|          0|
    |invec_0_V_read_1_reg_381_pp0_iter1_reg  |   4|   0|    4|          0|
    |invec_0_V_read_int_reg                  |   4|   0|    4|          0|
    |invec_1_V_read_1_reg_376                |   4|   0|    4|          0|
    |invec_1_V_read_int_reg                  |   4|   0|    4|          0|
    |invec_2_V_read_1_reg_371                |   4|   0|    4|          0|
    |invec_2_V_read_1_reg_371_pp0_iter1_reg  |   4|   0|    4|          0|
    |invec_2_V_read_int_reg                  |   4|   0|    4|          0|
    |invec_3_V_read_1_reg_366                |   4|   0|    4|          0|
    |invec_3_V_read_1_reg_366_pp0_iter1_reg  |   4|   0|    4|          0|
    |invec_3_V_read_int_reg                  |   4|   0|    4|          0|
    |mul_ln1352_1_reg_391                    |  27|   0|   27|          0|
    |mul_ln1352_2_reg_416                    |  27|   0|   27|          0|
    |mul_ln1352_3_reg_426                    |  27|   0|   27|          0|
    |trunc_ln68_1_reg_431                    |  14|   0|   14|          0|
    |trunc_ln68_reg_421                      |  14|   0|   14|          0|
    |trunc_ln700_reg_411                     |  14|   0|   14|          0|
    |w0vec_0_V_read_1_reg_361                |   8|   0|    8|          0|
    |w0vec_0_V_read_1_reg_361_pp0_iter1_reg  |   8|   0|    8|          0|
    |w0vec_0_V_read_int_reg                  |   8|   0|    8|          0|
    |w0vec_1_V_read_int_reg                  |   8|   0|    8|          0|
    |w0vec_2_V_read_1_reg_356                |   8|   0|    8|          0|
    |w0vec_2_V_read_int_reg                  |   8|   0|    8|          0|
    |w0vec_3_V_read_1_reg_351                |   8|   0|    8|          0|
    |w0vec_3_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_0_V_read_1_reg_346                |   8|   0|    8|          0|
    |w1vec_0_V_read_1_reg_346_pp0_iter1_reg  |   8|   0|    8|          0|
    |w1vec_0_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_1_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_2_V_read_1_reg_341                |   8|   0|    8|          0|
    |w1vec_2_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_3_V_read_1_reg_336                |   8|   0|    8|          0|
    |w1vec_3_V_read_int_reg                  |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 420|   0|  420|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_return_0     | out |   14| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_return_1     | out |   14| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_ce           |  in |    1| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|invec_0_V_read  |  in |    4|   ap_none  | invec_0_V_read |    scalar    |
|invec_1_V_read  |  in |    4|   ap_none  | invec_1_V_read |    scalar    |
|invec_2_V_read  |  in |    4|   ap_none  | invec_2_V_read |    scalar    |
|invec_3_V_read  |  in |    4|   ap_none  | invec_3_V_read |    scalar    |
|w0vec_0_V_read  |  in |    8|   ap_none  | w0vec_0_V_read |    scalar    |
|w0vec_1_V_read  |  in |    8|   ap_none  | w0vec_1_V_read |    scalar    |
|w0vec_2_V_read  |  in |    8|   ap_none  | w0vec_2_V_read |    scalar    |
|w0vec_3_V_read  |  in |    8|   ap_none  | w0vec_3_V_read |    scalar    |
|w1vec_0_V_read  |  in |    8|   ap_none  | w1vec_0_V_read |    scalar    |
|w1vec_1_V_read  |  in |    8|   ap_none  | w1vec_1_V_read |    scalar    |
|w1vec_2_V_read  |  in |    8|   ap_none  | w1vec_2_V_read |    scalar    |
|w1vec_3_V_read  |  in |    8|   ap_none  | w1vec_3_V_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w1vec_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_3_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 5 'read' 'w1vec_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w1vec_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_2_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 6 'read' 'w1vec_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w1vec_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_1_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 7 'read' 'w1vec_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w1vec_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_0_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 8 'read' 'w1vec_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w0vec_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_3_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 9 'read' 'w0vec_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w0vec_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_2_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 10 'read' 'w0vec_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w0vec_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_1_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 11 'read' 'w0vec_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w0vec_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_0_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 12 'read' 'w0vec_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%invec_3_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_3_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 13 'read' 'invec_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%invec_2_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_2_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 14 'read' 'invec_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%invec_1_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_1_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 15 'read' 'invec_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%invec_0_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_0_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 16 'read' 'invec_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln68_1 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_1_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 17 'bitconcatenate' 'shl_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i22 %shl_ln68_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 18 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i8 %w0vec_1_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 19 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.08ns)   --->   "%add_ln68_1 = add i23 %sext_ln68_2, %sext_ln68_3" [./src/conv1x1DSP2.hpp:179]   --->   Operation 20 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i4 %invec_1_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 21 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i23 %add_ln68_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 22 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.31ns)   --->   "%mul_ln1352_1 = mul i27 %sext_ln215_1, %zext_ln215_1" [./src/conv1x1DSP2.hpp:180]   --->   Operation 23 'mul' 'mul_ln1352_1' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln68_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_2_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 24 'bitconcatenate' 'shl_ln68_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i22 %shl_ln68_2 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 25 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i8 %w0vec_2_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 26 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln68_2 = add i23 %sext_ln68_4, %sext_ln68_5" [./src/conv1x1DSP2.hpp:179]   --->   Operation 27 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln68_3 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_3_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 28 'bitconcatenate' 'shl_ln68_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i22 %shl_ln68_3 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 29 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i8 %w0vec_3_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 30 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.08ns)   --->   "%add_ln68_3 = add i23 %sext_ln68_7, %sext_ln68_8" [./src/conv1x1DSP2.hpp:179]   --->   Operation 31 'add' 'add_ln68_3' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_0_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i22 %shl_ln to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 33 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i8 %w0vec_0_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 34 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%add_ln68 = add i23 %sext_ln68, %sext_ln68_1" [./src/conv1x1DSP2.hpp:179]   --->   Operation 35 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %invec_0_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 36 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln215 = sext i23 %add_ln68 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 37 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.63ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln1352 = mul i27 %sext_ln215, %zext_ln215" [./src/conv1x1DSP2.hpp:180]   --->   Operation 38 'mul' 'mul_ln1352' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln700 = add i27 %mul_ln1352_1, %mul_ln1352" [./src/conv1x1DSP2.hpp:181]   --->   Operation 39 'add' 'add_ln700' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i27 %add_ln700 to i14" [./src/conv1x1DSP2.hpp:181]   --->   Operation 40 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i4 %invec_2_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 41 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i23 %add_ln68_2 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 42 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.31ns)   --->   "%mul_ln1352_2 = mul i27 %sext_ln215_2, %zext_ln215_2" [./src/conv1x1DSP2.hpp:180]   --->   Operation 43 'mul' 'mul_ln1352_2' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i27 %mul_ln1352_2 to i14" [./src/conv1x1DSP2.hpp:180]   --->   Operation 44 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i4 %invec_3_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 45 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i23 %add_ln68_3 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 46 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.31ns)   --->   "%mul_ln1352_3 = mul i27 %sext_ln215_3, %zext_ln215_3" [./src/conv1x1DSP2.hpp:180]   --->   Operation 47 'mul' 'mul_ln1352_3' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i27 %mul_ln1352_3 to i14" [./src/conv1x1DSP2.hpp:180]   --->   Operation 48 'trunc' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv1x1DSP2.hpp:173]   --->   Operation 49 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %add_ln700 to i28" [./src/conv1x1DSP2.hpp:181]   --->   Operation 50 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i27 %mul_ln1352_2 to i28" [./src/conv1x1DSP2.hpp:180]   --->   Operation 51 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i27 %mul_ln1352_3 to i28" [./src/conv1x1DSP2.hpp:180]   --->   Operation 52 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i28 %sext_ln700, %sext_ln68_9" [./src/conv1x1DSP2.hpp:181]   --->   Operation 53 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln700_2 = add i28 %add_ln700_1, %sext_ln68_6" [./src/conv1x1DSP2.hpp:181]   --->   Operation 54 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln647 = add i14 %trunc_ln68, %trunc_ln68_1" [./src/conv1x1DSP2.hpp:184]   --->   Operation 55 'add' 'add_ln647' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%add_ln647_1 = add i14 %add_ln647, %trunc_ln700" [./src/conv1x1DSP2.hpp:184]   --->   Operation 56 'add' 'add_ln647_1' <Predicate = true> <Delay = 0.92> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i28 %add_ln700_2 to i14" [./src/conv1x1DSP2.hpp:184]   --->   Operation 57 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %add_ln700_2, i32 14, i32 27)" [./src/conv1x1DSP2.hpp:185]   --->   Operation 58 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln647_1, i32 13)" [./src/conv1x1DSP2.hpp:185]   --->   Operation 59 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %tmp to i14" [./src/conv1x1DSP2.hpp:185]   --->   Operation 60 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.98ns)   --->   "%add_ln78 = add i14 %p_Result_s, %zext_ln78" [./src/conv1x1DSP2.hpp:185]   --->   Operation 61 'add' 'add_ln78' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14 } undef, i14 %trunc_ln647, 0" [./src/conv1x1DSP2.hpp:186]   --->   Operation 62 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14 } %mrv, i14 %add_ln78, 1" [./src/conv1x1DSP2.hpp:186]   --->   Operation 63 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret { i14, i14 } %mrv_1" [./src/conv1x1DSP2.hpp:186]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ invec_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invec_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invec_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invec_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0vec_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0vec_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0vec_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0vec_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1vec_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1vec_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1vec_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1vec_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w1vec_3_V_read_1   (read          ) [ 01100]
w1vec_2_V_read_1   (read          ) [ 01100]
w1vec_1_V_read_1   (read          ) [ 00000]
w1vec_0_V_read_1   (read          ) [ 01110]
w0vec_3_V_read_1   (read          ) [ 01100]
w0vec_2_V_read_1   (read          ) [ 01100]
w0vec_1_V_read_1   (read          ) [ 00000]
w0vec_0_V_read_1   (read          ) [ 01110]
invec_3_V_read_1   (read          ) [ 01110]
invec_2_V_read_1   (read          ) [ 01110]
invec_1_V_read_1   (read          ) [ 01100]
invec_0_V_read_1   (read          ) [ 01110]
shl_ln68_1         (bitconcatenate) [ 00000]
sext_ln68_2        (sext          ) [ 00000]
sext_ln68_3        (sext          ) [ 00000]
add_ln68_1         (add           ) [ 01100]
zext_ln215_1       (zext          ) [ 00000]
sext_ln215_1       (sext          ) [ 00000]
mul_ln1352_1       (mul           ) [ 01010]
shl_ln68_2         (bitconcatenate) [ 00000]
sext_ln68_4        (sext          ) [ 00000]
sext_ln68_5        (sext          ) [ 00000]
add_ln68_2         (add           ) [ 01010]
shl_ln68_3         (bitconcatenate) [ 00000]
sext_ln68_7        (sext          ) [ 00000]
sext_ln68_8        (sext          ) [ 00000]
add_ln68_3         (add           ) [ 01010]
shl_ln             (bitconcatenate) [ 00000]
sext_ln68          (sext          ) [ 00000]
sext_ln68_1        (sext          ) [ 00000]
add_ln68           (add           ) [ 00000]
zext_ln215         (zext          ) [ 00000]
sext_ln215         (sext          ) [ 00000]
mul_ln1352         (mul           ) [ 00000]
add_ln700          (add           ) [ 01001]
trunc_ln700        (trunc         ) [ 01001]
zext_ln215_2       (zext          ) [ 00000]
sext_ln215_2       (sext          ) [ 00000]
mul_ln1352_2       (mul           ) [ 01001]
trunc_ln68         (trunc         ) [ 01001]
zext_ln215_3       (zext          ) [ 00000]
sext_ln215_3       (sext          ) [ 00000]
mul_ln1352_3       (mul           ) [ 01001]
trunc_ln68_1       (trunc         ) [ 01001]
specpipeline_ln173 (specpipeline  ) [ 00000]
sext_ln700         (sext          ) [ 00000]
sext_ln68_6        (sext          ) [ 00000]
sext_ln68_9        (sext          ) [ 00000]
add_ln700_1        (add           ) [ 00000]
add_ln700_2        (add           ) [ 00000]
add_ln647          (add           ) [ 00000]
add_ln647_1        (add           ) [ 00000]
trunc_ln647        (trunc         ) [ 00000]
p_Result_s         (partselect    ) [ 00000]
tmp                (bitselect     ) [ 00000]
zext_ln78          (zext          ) [ 00000]
add_ln78           (add           ) [ 00000]
mrv                (insertvalue   ) [ 00000]
mrv_1              (insertvalue   ) [ 00000]
ret_ln186          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="invec_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invec_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="invec_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invec_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="invec_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invec_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="invec_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invec_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w0vec_0_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0vec_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w0vec_1_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0vec_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w0vec_2_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0vec_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w0vec_3_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0vec_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w1vec_0_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1vec_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w1vec_1_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1vec_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w1vec_2_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1vec_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w1vec_3_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1vec_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i8.i14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="w1vec_3_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1vec_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="w1vec_2_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1vec_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="w1vec_1_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1vec_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="w1vec_0_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1vec_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w0vec_3_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0vec_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="w0vec_2_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0vec_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="w0vec_1_V_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0vec_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="w0vec_0_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0vec_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="invec_3_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invec_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="invec_2_V_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invec_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="invec_1_V_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invec_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="invec_0_V_read_1_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invec_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln68_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="22" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln68_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln68_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="22" slack="0"/>
<pin id="136" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln68_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln68_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="22" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln215_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln215_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="23" slack="1"/>
<pin id="153" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln1352_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="23" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln68_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="22" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="1"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln68_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln68_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="22" slack="0"/>
<pin id="169" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_4/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln68_5_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_5/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln68_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="22" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shl_ln68_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="22" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="1"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln68_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln68_7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="22" slack="0"/>
<pin id="189" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_7/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln68_8_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_8/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln68_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_3/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="22" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln68_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="22" slack="0"/>
<pin id="209" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln68_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="2"/>
<pin id="213" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln215_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="2"/>
<pin id="216" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln700_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="27" slack="0"/>
<pin id="219" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln215_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="2"/>
<pin id="222" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln215_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="23" slack="1"/>
<pin id="225" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln1352_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="23" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln68_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="27" slack="0"/>
<pin id="234" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln215_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="2"/>
<pin id="238" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln215_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="23" slack="1"/>
<pin id="241" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln1352_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="23" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_3/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln68_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="27" slack="0"/>
<pin id="250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln700_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="27" slack="1"/>
<pin id="254" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln68_6_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="27" slack="1"/>
<pin id="257" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_6/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln68_9_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="27" slack="1"/>
<pin id="260" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_9/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln700_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="27" slack="0"/>
<pin id="263" dir="0" index="1" bw="27" slack="0"/>
<pin id="264" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln700_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="28" slack="0"/>
<pin id="269" dir="0" index="1" bw="27" slack="0"/>
<pin id="270" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln647_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="1"/>
<pin id="275" dir="0" index="1" bw="14" slack="1"/>
<pin id="276" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln647/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln647_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="0"/>
<pin id="279" dir="0" index="1" bw="14" slack="1"/>
<pin id="280" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln647_1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln647_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="28" slack="0"/>
<pin id="284" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="0" index="1" bw="28" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="14" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln78_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln78_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="mrv_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="28" slack="0"/>
<pin id="316" dir="0" index="1" bw="14" slack="0"/>
<pin id="317" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mrv_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="28" slack="0"/>
<pin id="322" dir="0" index="1" bw="14" slack="0"/>
<pin id="323" dir="1" index="2" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="326" class="1007" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="27" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln68/3 sext_ln215/3 mul_ln1352/3 add_ln700/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="w1vec_3_V_read_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w1vec_3_V_read_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="w1vec_2_V_read_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w1vec_2_V_read_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="w1vec_0_V_read_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="w1vec_0_V_read_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="w0vec_3_V_read_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w0vec_3_V_read_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="w0vec_2_V_read_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w0vec_2_V_read_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="w0vec_0_V_read_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="2"/>
<pin id="363" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="w0vec_0_V_read_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="invec_3_V_read_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="2"/>
<pin id="368" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="invec_3_V_read_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="invec_2_V_read_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="2"/>
<pin id="373" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="invec_2_V_read_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="invec_1_V_read_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invec_1_V_read_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="invec_0_V_read_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="2"/>
<pin id="383" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="invec_0_V_read_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_ln68_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="23" slack="1"/>
<pin id="388" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="mul_ln1352_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="27" slack="1"/>
<pin id="393" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln68_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="23" slack="1"/>
<pin id="398" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="add_ln68_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="23" slack="1"/>
<pin id="403" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_ln700_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="27" slack="1"/>
<pin id="408" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="411" class="1005" name="trunc_ln700_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="1"/>
<pin id="413" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700 "/>
</bind>
</comp>

<comp id="416" class="1005" name="mul_ln1352_2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="27" slack="1"/>
<pin id="418" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="trunc_ln68_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="1"/>
<pin id="423" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="426" class="1005" name="mul_ln1352_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="27" slack="1"/>
<pin id="428" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="trunc_ln68_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="1"/>
<pin id="433" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="66" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="90" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="134" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="148" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="167" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="187" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="255" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="281"><net_src comp="273" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="267" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="267" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="277" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="286" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="282" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="308" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="207" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="211" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="214" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="326" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="339"><net_src comp="54" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="344"><net_src comp="60" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="349"><net_src comp="72" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="354"><net_src comp="78" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="359"><net_src comp="84" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="364"><net_src comp="96" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="369"><net_src comp="102" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="374"><net_src comp="108" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="379"><net_src comp="114" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="384"><net_src comp="120" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="389"><net_src comp="142" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="394"><net_src comp="154" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="399"><net_src comp="174" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="404"><net_src comp="194" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="409"><net_src comp="326" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="414"><net_src comp="217" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="419"><net_src comp="226" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="424"><net_src comp="232" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="429"><net_src comp="242" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="434"><net_src comp="248" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="273" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: invec_0_V_read | {}
	Port: invec_1_V_read | {}
	Port: invec_2_V_read | {}
	Port: invec_3_V_read | {}
	Port: w0vec_0_V_read | {}
	Port: w0vec_1_V_read | {}
	Port: w0vec_2_V_read | {}
	Port: w0vec_3_V_read | {}
	Port: w1vec_0_V_read | {}
	Port: w1vec_1_V_read | {}
	Port: w1vec_2_V_read | {}
	Port: w1vec_3_V_read | {}
 - Input state : 
	Port: simd_mac_DSP2 : invec_0_V_read | {1 }
	Port: simd_mac_DSP2 : invec_1_V_read | {1 }
	Port: simd_mac_DSP2 : invec_2_V_read | {1 }
	Port: simd_mac_DSP2 : invec_3_V_read | {1 }
	Port: simd_mac_DSP2 : w0vec_0_V_read | {1 }
	Port: simd_mac_DSP2 : w0vec_1_V_read | {1 }
	Port: simd_mac_DSP2 : w0vec_2_V_read | {1 }
	Port: simd_mac_DSP2 : w0vec_3_V_read | {1 }
	Port: simd_mac_DSP2 : w1vec_0_V_read | {1 }
	Port: simd_mac_DSP2 : w1vec_1_V_read | {1 }
	Port: simd_mac_DSP2 : w1vec_2_V_read | {1 }
	Port: simd_mac_DSP2 : w1vec_3_V_read | {1 }
  - Chain level:
	State 1
		sext_ln68_2 : 1
		add_ln68_1 : 2
	State 2
		mul_ln1352_1 : 1
		sext_ln68_4 : 1
		add_ln68_2 : 2
		sext_ln68_7 : 1
		add_ln68_3 : 2
	State 3
		sext_ln68 : 1
		add_ln68 : 2
		sext_ln215 : 3
		mul_ln1352 : 4
		add_ln700 : 5
		trunc_ln700 : 6
		mul_ln1352_2 : 1
		trunc_ln68 : 2
		mul_ln1352_3 : 1
		trunc_ln68_1 : 2
	State 4
		add_ln700_1 : 1
		add_ln700_2 : 2
		add_ln647_1 : 1
		trunc_ln647 : 3
		p_Result_s : 3
		tmp : 2
		zext_ln78 : 3
		add_ln78 : 4
		mrv : 4
		mrv_1 : 5
		ret_ln186 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln68_1_fu_142      |    0    |    0    |    29   |
|          |       add_ln68_2_fu_174      |    0    |    0    |    29   |
|          |       add_ln68_3_fu_194      |    0    |    0    |    29   |
|    add   |      add_ln700_1_fu_261      |    0    |    0    |    18   |
|          |      add_ln700_2_fu_267      |    0    |    0    |    18   |
|          |       add_ln647_fu_273       |    0    |    0    |    18   |
|          |      add_ln647_1_fu_277      |    0    |    0    |    18   |
|          |        add_ln78_fu_308       |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
|          |      mul_ln1352_1_fu_154     |    0    |    0    |    33   |
|    mul   |      mul_ln1352_2_fu_226     |    0    |    0    |    33   |
|          |      mul_ln1352_3_fu_242     |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_326          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  w1vec_3_V_read_1_read_fu_54 |    0    |    0    |    0    |
|          |  w1vec_2_V_read_1_read_fu_60 |    0    |    0    |    0    |
|          |  w1vec_1_V_read_1_read_fu_66 |    0    |    0    |    0    |
|          |  w1vec_0_V_read_1_read_fu_72 |    0    |    0    |    0    |
|          |  w0vec_3_V_read_1_read_fu_78 |    0    |    0    |    0    |
|   read   |  w0vec_2_V_read_1_read_fu_84 |    0    |    0    |    0    |
|          |  w0vec_1_V_read_1_read_fu_90 |    0    |    0    |    0    |
|          |  w0vec_0_V_read_1_read_fu_96 |    0    |    0    |    0    |
|          | invec_3_V_read_1_read_fu_102 |    0    |    0    |    0    |
|          | invec_2_V_read_1_read_fu_108 |    0    |    0    |    0    |
|          | invec_1_V_read_1_read_fu_114 |    0    |    0    |    0    |
|          | invec_0_V_read_1_read_fu_120 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       shl_ln68_1_fu_126      |    0    |    0    |    0    |
|bitconcatenate|       shl_ln68_2_fu_160      |    0    |    0    |    0    |
|          |       shl_ln68_3_fu_180      |    0    |    0    |    0    |
|          |         shl_ln_fu_200        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln68_2_fu_134      |    0    |    0    |    0    |
|          |      sext_ln68_3_fu_138      |    0    |    0    |    0    |
|          |      sext_ln215_1_fu_151     |    0    |    0    |    0    |
|          |      sext_ln68_4_fu_167      |    0    |    0    |    0    |
|          |      sext_ln68_5_fu_171      |    0    |    0    |    0    |
|          |      sext_ln68_7_fu_187      |    0    |    0    |    0    |
|   sext   |      sext_ln68_8_fu_191      |    0    |    0    |    0    |
|          |       sext_ln68_fu_207       |    0    |    0    |    0    |
|          |      sext_ln68_1_fu_211      |    0    |    0    |    0    |
|          |      sext_ln215_2_fu_223     |    0    |    0    |    0    |
|          |      sext_ln215_3_fu_239     |    0    |    0    |    0    |
|          |       sext_ln700_fu_252      |    0    |    0    |    0    |
|          |      sext_ln68_6_fu_255      |    0    |    0    |    0    |
|          |      sext_ln68_9_fu_258      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln215_1_fu_148     |    0    |    0    |    0    |
|          |       zext_ln215_fu_214      |    0    |    0    |    0    |
|   zext   |      zext_ln215_2_fu_220     |    0    |    0    |    0    |
|          |      zext_ln215_3_fu_236     |    0    |    0    |    0    |
|          |       zext_ln78_fu_304       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln700_fu_217      |    0    |    0    |    0    |
|   trunc  |       trunc_ln68_fu_232      |    0    |    0    |    0    |
|          |      trunc_ln68_1_fu_248     |    0    |    0    |    0    |
|          |      trunc_ln647_fu_282      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|       p_Result_s_fu_286      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_296          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_314          |    0    |    0    |    0    |
|          |         mrv_1_fu_320         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   279   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln68_1_reg_386   |   23   |
|   add_ln68_2_reg_396   |   23   |
|   add_ln68_3_reg_401   |   23   |
|    add_ln700_reg_406   |   27   |
|invec_0_V_read_1_reg_381|    4   |
|invec_1_V_read_1_reg_376|    4   |
|invec_2_V_read_1_reg_371|    4   |
|invec_3_V_read_1_reg_366|    4   |
|  mul_ln1352_1_reg_391  |   27   |
|  mul_ln1352_2_reg_416  |   27   |
|  mul_ln1352_3_reg_426  |   27   |
|  trunc_ln68_1_reg_431  |   14   |
|   trunc_ln68_reg_421   |   14   |
|   trunc_ln700_reg_411  |   14   |
|w0vec_0_V_read_1_reg_361|    8   |
|w0vec_2_V_read_1_reg_356|    8   |
|w0vec_3_V_read_1_reg_351|    8   |
|w1vec_0_V_read_1_reg_346|    8   |
|w1vec_2_V_read_1_reg_341|    8   |
|w1vec_3_V_read_1_reg_336|    8   |
+------------------------+--------+
|          Total         |   283  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_326 |  p0  |   2  |  22  |   44   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   44   ||  0.755  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   279  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   283  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   283  |   288  |
+-----------+--------+--------+--------+--------+
