Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 17 00:07:05 2025
| Host         : DESKTOP-752L1G5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inst_reg_timing_summary_routed.rpt -pb inst_reg_timing_summary_routed.pb -rpx inst_reg_timing_summary_routed.rpx -warn_on_violation
| Design       : inst_reg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   60          inf        0.000                      0                   60           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.492ns  (logic 3.186ns (58.024%)  route 2.305ns (41.976%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  inst_out_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_out_reg[1]/Q
                         net (fo=1, routed)           2.305     2.724    inst_out_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         2.767     5.492 r  inst_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.492    inst_out[1]
    N19                                                               r  inst_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.427ns  (logic 3.184ns (58.657%)  route 2.244ns (41.343%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  inst_out_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_out_reg[0]/Q
                         net (fo=1, routed)           2.244     2.663    inst_out_OBUF[0]
    P19                  OBUF (Prop_obuf_I_O)         2.765     5.427 r  inst_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.427    inst_out[0]
    P19                                                               r  inst_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opB_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            opB_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.323ns  (logic 3.218ns (60.449%)  route 2.105ns (39.551%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  opB_out_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  opB_out_reg[1]/Q
                         net (fo=1, routed)           2.105     2.524    opB_out_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         2.799     5.323 r  opB_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.323    opB_out[1]
    L17                                                               r  opB_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opB_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            opB_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.294ns  (logic 3.203ns (60.507%)  route 2.091ns (39.493%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  opB_out_reg[2]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  opB_out_reg[2]/Q
                         net (fo=1, routed)           2.091     2.510    opB_out_OBUF[2]
    M19                  OBUF (Prop_obuf_I_O)         2.784     5.294 r  opB_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.294    opB_out[2]
    M19                                                               r  opB_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opB_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            opB_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.284ns  (logic 3.188ns (60.339%)  route 2.096ns (39.661%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  opB_out_reg[3]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  opB_out_reg[3]/Q
                         net (fo=1, routed)           2.096     2.515    opB_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         2.769     5.284 r  opB_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.284    opB_out[3]
    R19                                                               r  opB_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opB_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            opB_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.267ns  (logic 3.224ns (61.203%)  route 2.044ns (38.797%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  opB_out_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  opB_out_reg[0]/Q
                         net (fo=1, routed)           2.044     2.463    opB_out_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         2.805     5.267 r  opB_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.267    opB_out[0]
    K17                                                               r  opB_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opA_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            opA_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.180ns  (logic 3.182ns (61.423%)  route 1.998ns (38.577%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  opA_out_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  opA_out_reg[2]/Q
                         net (fo=1, routed)           1.998     2.417    opA_out_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         2.763     5.180 r  opA_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.180    opA_out[2]
    P17                                                               r  opA_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.175ns  (logic 3.044ns (58.826%)  route 2.131ns (41.174%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  inst_out_reg[2]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_out_reg[2]/Q
                         net (fo=1, routed)           2.131     2.587    inst_out_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         2.588     5.175 r  inst_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.175    inst_out[2]
    N18                                                               r  inst_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opA_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            opA_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.041ns (60.186%)  route 2.012ns (39.814%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  opA_out_reg[3]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  opA_out_reg[3]/Q
                         net (fo=1, routed)           2.012     2.468    opA_out_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         2.585     5.053 r  opA_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.053    opA_out[3]
    N17                                                               r  opA_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opA_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            opA_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.942ns  (logic 3.063ns (61.980%)  route 1.879ns (38.020%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  opA_out_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  opA_out_reg[1]/Q
                         net (fo=1, routed)           1.879     2.335    opA_out_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.607     4.942 r  opA_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.942    opA_out[1]
    P18                                                               r  opA_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            inst_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.168ns (32.888%)  route 0.343ns (67.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  load_IBUF_inst/O
                         net (fo=15, routed)          0.343     0.510    load_IBUF
    SLICE_X1Y16          FDCE                                         r  inst_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            opA_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.168ns (32.888%)  route 0.343ns (67.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  load_IBUF_inst/O
                         net (fo=15, routed)          0.343     0.510    load_IBUF
    SLICE_X1Y16          FDCE                                         r  opA_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            opA_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.168ns (32.888%)  route 0.343ns (67.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  load_IBUF_inst/O
                         net (fo=15, routed)          0.343     0.510    load_IBUF
    SLICE_X1Y16          FDCE                                         r  opA_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            opA_out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.168ns (32.888%)  route 0.343ns (67.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  load_IBUF_inst/O
                         net (fo=15, routed)          0.343     0.510    load_IBUF
    SLICE_X1Y16          FDCE                                         r  opA_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            opB_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.168ns (32.888%)  route 0.343ns (67.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  load_IBUF_inst/O
                         net (fo=15, routed)          0.343     0.510    load_IBUF
    SLICE_X1Y16          FDCE                                         r  opB_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            opB_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.168ns (32.888%)  route 0.343ns (67.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  load_IBUF_inst/O
                         net (fo=15, routed)          0.343     0.510    load_IBUF
    SLICE_X1Y16          FDCE                                         r  opB_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            opB_out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.168ns (32.888%)  route 0.343ns (67.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  load_IBUF_inst/O
                         net (fo=15, routed)          0.343     0.510    load_IBUF
    SLICE_X1Y16          FDCE                                         r  opB_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.165ns (31.687%)  route 0.356ns (68.313%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.356     0.522    rst_IBUF
    SLICE_X1Y16          FDCE                                         f  inst_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            opA_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.165ns (31.687%)  route 0.356ns (68.313%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.356     0.522    rst_IBUF
    SLICE_X1Y16          FDCE                                         f  opA_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            opA_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.165ns (31.687%)  route 0.356ns (68.313%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.356     0.522    rst_IBUF
    SLICE_X1Y16          FDCE                                         f  opA_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





