<!-- A diagram for the SLICEM is shown in;
    7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016
  -->
<pb_type name="BLK_IG-SLICEM" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">

  <input name="DI" num_pins="1"/>
  <input name="DX" num_pins="1"/>
  <input name="D1" num_pins="1"/>
  <input name="D2" num_pins="1"/>
  <input name="D3" num_pins="1"/>
  <input name="D4" num_pins="1"/>
  <input name="D5" num_pins="1"/>
  <input name="D6" num_pins="1"/>

  <input name="CI" num_pins="1"/>
  <input name="CX" num_pins="1"/>
  <input name="C1" num_pins="1"/>
  <input name="C2" num_pins="1"/>
  <input name="C3" num_pins="1"/>
  <input name="C4" num_pins="1"/>
  <input name="C5" num_pins="1"/>
  <input name="C6" num_pins="1"/>

  <input name="BI" num_pins="1"/>
  <input name="BX" num_pins="1"/>
  <input name="B1" num_pins="1"/>
  <input name="B2" num_pins="1"/>
  <input name="B3" num_pins="1"/>
  <input name="B4" num_pins="1"/>
  <input name="B5" num_pins="1"/>
  <input name="B6" num_pins="1"/>

  <input name="AI" num_pins="1"/>
  <input name="AX" num_pins="1"/>
  <input name="A1" num_pins="1"/>
  <input name="A2" num_pins="1"/>
  <input name="A3" num_pins="1"/>
  <input name="A4" num_pins="1"/>
  <input name="A5" num_pins="1"/>
  <input name="A6" num_pins="1"/>

  <input name="SR" num_pins="1"/>
  <input name="CE" num_pins="1"/>
  <input name="WE" num_pins="1"/>

  <clock name="CLK" num_pins="1"/>

  <input  name="CIN"  num_pins="1"/>
  <output name="COUT" num_pins="1"/>

  <output name="DMUX" num_pins="1"/>
  <output name="D"    num_pins="1"/>
  <output name="DQ"   num_pins="1"/>

  <output name="CMUX" num_pins="1"/>
  <output name="C"    num_pins="1"/>
  <output name="CQ"   num_pins="1"/>

  <output name="BMUX" num_pins="1"/>
  <output name="B"    num_pins="1"/>
  <output name="BQ"   num_pins="1"/>

  <output name="AMUX" num_pins="1"/>
  <output name="A"    num_pins="1"/>
  <output name="AQ"   num_pins="1"/>

  <!-- d6lut, c6lut, b6lut, a6lut == N6lut
       A fracturable 6 input LUT. Can either be;
        - 2 * 5 input, 1 output LUT
        - 1 * 6 input, 1 output LUT
    -->
  <xi:include href="Nlut/alut.pb_type.xml"/>
  <xi:include href="Nlut/blut.pb_type.xml"/>
  <xi:include href="Nlut/clut.pb_type.xml"/>
  <xi:include href="Nlut/dlut.pb_type.xml"/>
  <xi:include href="../common_slice/common_slice.pb_type.xml"/>

  <interconnect>
    <!-- Normal LUT input pins -->
    <direct name="D1" input="BLK_IG-SLICEM.D1" output="BLK_IG-DLUT.A1" />
    <direct name="D2" input="BLK_IG-SLICEM.D2" output="BLK_IG-DLUT.A2" />
    <direct name="D3" input="BLK_IG-SLICEM.D3" output="BLK_IG-DLUT.A3" />
    <direct name="D4" input="BLK_IG-SLICEM.D4" output="BLK_IG-DLUT.A4" />
    <direct name="D5" input="BLK_IG-SLICEM.D5" output="BLK_IG-DLUT.A5" />
    <direct name="D6" input="BLK_IG-SLICEM.D6" output="BLK_IG-DLUT.A6" />

    <direct name="C1" input="BLK_IG-SLICEM.C1" output="BLK_IG-CLUT.A1" />
    <direct name="C2" input="BLK_IG-SLICEM.C2" output="BLK_IG-CLUT.A2" />
    <direct name="C3" input="BLK_IG-SLICEM.C3" output="BLK_IG-CLUT.A3" />
    <direct name="C4" input="BLK_IG-SLICEM.C4" output="BLK_IG-CLUT.A4" />
    <direct name="C5" input="BLK_IG-SLICEM.C5" output="BLK_IG-CLUT.A5" />
    <direct name="C6" input="BLK_IG-SLICEM.C6" output="BLK_IG-CLUT.A6" />

    <direct name="B1" input="BLK_IG-SLICEM.B1" output="BLK_IG-BLUT.A1" />
    <direct name="B2" input="BLK_IG-SLICEM.B2" output="BLK_IG-BLUT.A2" />
    <direct name="B3" input="BLK_IG-SLICEM.B3" output="BLK_IG-BLUT.A3" />
    <direct name="B4" input="BLK_IG-SLICEM.B4" output="BLK_IG-BLUT.A4" />
    <direct name="B5" input="BLK_IG-SLICEM.B5" output="BLK_IG-BLUT.A5" />
    <direct name="B6" input="BLK_IG-SLICEM.B6" output="BLK_IG-BLUT.A6" />

    <direct name="A1" input="BLK_IG-SLICEM.A1" output="BLK_IG-ALUT.A1" />
    <direct name="A2" input="BLK_IG-SLICEM.A2" output="BLK_IG-ALUT.A2" />
    <direct name="A3" input="BLK_IG-SLICEM.A3" output="BLK_IG-ALUT.A3" />
    <direct name="A4" input="BLK_IG-SLICEM.A4" output="BLK_IG-ALUT.A4" />
    <direct name="A5" input="BLK_IG-SLICEM.A5" output="BLK_IG-ALUT.A5" />
    <direct name="A6" input="BLK_IG-SLICEM.A6" output="BLK_IG-ALUT.A6" />

    <!-- W Address lines come in on the DLUT pins and go to all the LUTs. -->
    <direct name="WD1" input="BLK_IG-SLICEM.D1" output="BLK_IG-DLUT.WA1" />
    <direct name="WD2" input="BLK_IG-SLICEM.D2" output="BLK_IG-DLUT.WA2" />
    <direct name="WD3" input="BLK_IG-SLICEM.D3" output="BLK_IG-DLUT.WA3" />
    <direct name="WD4" input="BLK_IG-SLICEM.D4" output="BLK_IG-DLUT.WA4" />
    <direct name="WD5" input="BLK_IG-SLICEM.D5" output="BLK_IG-DLUT.WA5" />
    <direct name="wD6" input="BLK_IG-SLICEM.D6" output="BLK_IG-DLUT.WA6" />

    <direct name="WC1" input="BLK_IG-SLICEM.D1" output="BLK_IG-CLUT.WA1" />
    <direct name="WC2" input="BLK_IG-SLICEM.D2" output="BLK_IG-CLUT.WA2" />
    <direct name="WC3" input="BLK_IG-SLICEM.D3" output="BLK_IG-CLUT.WA3" />
    <direct name="WC4" input="BLK_IG-SLICEM.D4" output="BLK_IG-CLUT.WA4" />
    <direct name="WC5" input="BLK_IG-SLICEM.D5" output="BLK_IG-CLUT.WA5" />
    <direct name="WC6" input="BLK_IG-SLICEM.D6" output="BLK_IG-CLUT.WA6" />

    <direct name="WB1" input="BLK_IG-SLICEM.D1" output="BLK_IG-BLUT.WA1" />
    <direct name="WB2" input="BLK_IG-SLICEM.D2" output="BLK_IG-BLUT.WA2" />
    <direct name="WB3" input="BLK_IG-SLICEM.D3" output="BLK_IG-BLUT.WA3" />
    <direct name="WB4" input="BLK_IG-SLICEM.D4" output="BLK_IG-BLUT.WA4" />
    <direct name="WB5" input="BLK_IG-SLICEM.D5" output="BLK_IG-BLUT.WA5" />
    <direct name="WB6" input="BLK_IG-SLICEM.D6" output="BLK_IG-BLUT.WA6" />

    <direct name="WA1" input="BLK_IG-SLICEM.D1" output="BLK_IG-ALUT.WA1" />
    <direct name="WA2" input="BLK_IG-SLICEM.D2" output="BLK_IG-ALUT.WA2" />
    <direct name="WA3" input="BLK_IG-SLICEM.D3" output="BLK_IG-ALUT.WA3" />
    <direct name="WA4" input="BLK_IG-SLICEM.D4" output="BLK_IG-ALUT.WA4" />
    <direct name="WA5" input="BLK_IG-SLICEM.D5" output="BLK_IG-ALUT.WA5" />
    <direct name="WA6" input="BLK_IG-SLICEM.D6" output="BLK_IG-ALUT.WA6" />

    <!-- DI lines -->
    <direct name="DI" output="BLK_IG-DLUT.DI1" input="BLK_IG-SLICEM.DI" />
    <mux    name="CI" output="BLK_IG-CLUT.DI1" input="BLK_IG-SLICEM.CI BLK_IG-DLUT.MC31 BLK_IG-SLICEM.DI" />
    <mux    name="BI" output="BLK_IG-BLUT.DI1" input="BLK_IG-SLICEM.BI BLK_IG-CLUT.MC31 BLK_IG-SLICEM.DI" />
    <mux    name="AI" output="BLK_IG-ALUT.DI1" input="BLK_IG-SLICEM.AI BLK_IG-BLUT.MC31 BLK_IG-BLUT.DI1_OUT" />

    <direct name="D.DI2" output="BLK_IG-DLUT.DI2" input="BLK_IG-SLICEM.DX" />
    <direct name="C.DI2" output="BLK_IG-CLUT.DI2" input="BLK_IG-SLICEM.CX" />
    <direct name="B.DI2" output="BLK_IG-BLUT.DI2" input="BLK_IG-SLICEM.BX" />
    <direct name="A.DI2" output="BLK_IG-ALUT.DI2" input="BLK_IG-SLICEM.AX" />

    <!-- COMMON_SLICE inputs -->
    <direct name="DX"  input="BLK_IG-SLICEM.DX" output="BLK_IG-COMMON_SLICE.DX" />
    <direct name="DO6" input="BLK_IG-DLUT.O6"   output="BLK_IG-COMMON_SLICE.DO6" />
    <direct name="DO5" input="BLK_IG-DLUT.O5"   output="BLK_IG-COMMON_SLICE.DO5" />

    <direct name="CX"  input="BLK_IG-SLICEM.CX" output="BLK_IG-COMMON_SLICE.CX" />
    <direct name="CO6" input="BLK_IG-CLUT.O6"   output="BLK_IG-COMMON_SLICE.CO6" />
    <direct name="CO5" input="BLK_IG-CLUT.O5"   output="BLK_IG-COMMON_SLICE.CO5" />

    <direct name="BX"  input="BLK_IG-SLICEM.BX" output="BLK_IG-COMMON_SLICE.BX" />
    <direct name="BO6" input="BLK_IG-BLUT.O6"   output="BLK_IG-COMMON_SLICE.BO6" />
    <direct name="BO5" input="BLK_IG-BLUT.O5"   output="BLK_IG-COMMON_SLICE.BO5" />

    <direct name="AX"  input="BLK_IG-SLICEM.AX" output="BLK_IG-COMMON_SLICE.AX" />
    <direct name="AO6" input="BLK_IG-ALUT.O6"   output="BLK_IG-COMMON_SLICE.AO6" />
    <direct name="AO5" input="BLK_IG-ALUT.O5"   output="BLK_IG-COMMON_SLICE.AO5" />
    <direct name="AMC31" input="BLK_IG-ALUT.MC31"   output="BLK_IG-COMMON_SLICE.AMC31" />

    <!-- [A-F]Q outputs -->
    <direct name="AQ" input="BLK_IG-COMMON_SLICE.AQ" output="BLK_IG-SLICEM.AQ" />
    <direct name="BQ" input="BLK_IG-COMMON_SLICE.BQ" output="BLK_IG-SLICEM.BQ" />
    <direct name="CQ" input="BLK_IG-COMMON_SLICE.CQ" output="BLK_IG-SLICEM.CQ" />
    <direct name="DQ" input="BLK_IG-COMMON_SLICE.DQ" output="BLK_IG-SLICEM.DQ" />

    <!-- A-D output -->
    <direct name="BLK_IG-SLICEM_DOUT" input="BLK_IG-COMMON_SLICE.D" output="BLK_IG-SLICEM.D" />
    <direct name="BLK_IG-SLICEM_COUT" input="BLK_IG-COMMON_SLICE.C" output="BLK_IG-SLICEM.C" />
    <direct name="BLK_IG-SLICEM_BOUT" input="BLK_IG-COMMON_SLICE.B" output="BLK_IG-SLICEM.B" />
    <direct name="BLK_IG-SLICEM_AOUT" input="BLK_IG-COMMON_SLICE.A" output="BLK_IG-SLICEM.A" />

    <!-- AMUX-DMUX output -->
    <direct name="BLK_IG-SLICEM_DMUX" input="BLK_IG-COMMON_SLICE.DMUX" output="BLK_IG-SLICEM.DMUX" />
    <direct name="BLK_IG-SLICEM_CMUX" input="BLK_IG-COMMON_SLICE.CMUX" output="BLK_IG-SLICEM.CMUX" />
    <direct name="BLK_IG-SLICEM_BMUX" input="BLK_IG-COMMON_SLICE.BMUX" output="BLK_IG-SLICEM.BMUX" />
    <direct name="BLK_IG-SLICEM_AMUX" input="BLK_IG-COMMON_SLICE.AMUX" output="BLK_IG-SLICEM.AMUX" />

    <!-- Carry -->

    <direct name="CIN" input="BLK_IG-SLICEM.CIN" output="BLK_IG-COMMON_SLICE.CIN" >
    </direct>
    <direct name="COUT" input="BLK_IG-COMMON_SLICE.COUT" output="BLK_IG-SLICEM.COUT" >
    </direct>

    <!-- Clock, Clock Enable and Reset -->
    <direct name="CK" input="BLK_IG-SLICEM.CLK" output="BLK_IG-COMMON_SLICE.CLK"/>
    <direct name="CE" input="BLK_IG-SLICEM.CE"  output="BLK_IG-COMMON_SLICE.CE"/>
    <direct name="SR" input="BLK_IG-SLICEM.SR"  output="BLK_IG-COMMON_SLICE.SR"/>

    <direct name="AMEMCLK" input="BLK_IG-SLICEM.CLK" output="BLK_IG-ALUT.CLK"/>
    <direct name="BMEMCLK" input="BLK_IG-SLICEM.CLK" output="BLK_IG-BLUT.CLK"/>
    <direct name="CMEMCLK" input="BLK_IG-SLICEM.CLK" output="BLK_IG-CLUT.CLK"/>
    <direct name="DMEMCLK" input="BLK_IG-SLICEM.CLK" output="BLK_IG-DLUT.CLK"/>

    <mux name="WE1" input="BLK_IG-SLICEM.CE BLK_IG-SLICEM.WE"  output="BLK_IG-ALUT.WE"/>
    <mux name="WE2" input="BLK_IG-SLICEM.CE BLK_IG-SLICEM.WE"  output="BLK_IG-BLUT.WE"/>
    <mux name="WE3" input="BLK_IG-SLICEM.CE BLK_IG-SLICEM.WE"  output="BLK_IG-CLUT.WE"/>
    <mux name="WE4" input="BLK_IG-SLICEM.CE BLK_IG-SLICEM.WE"  output="BLK_IG-DLUT.WE"/>

  </interconnect>
</pb_type>
