{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696168001441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696168001441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 01 19:16:41 2023 " "Processing started: Sun Oct 01 19:16:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696168001441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168001441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168001441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696168001853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696168001853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1a_fs_pwm_bdf.v 1 1 " "Found 1 design units, including 1 entities, in source file t1a_fs_pwm_bdf.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm_bdf " "Found entity 1: t1a_fs_pwm_bdf" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168010959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168010959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1a_fs_pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t1a_fs_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm " "Found entity 1: t1a_fs_pwm" {  } { { "t1a_fs_pwm.bdf" "" { Schematic "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/t1a_fs_pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168010960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168010960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator.v(39) " "Verilog HDL information at pwm_generator.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696168010962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/pwm_generator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168010962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168010962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696168010963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168010963 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "counter frequency_scaling.v(39) " "Verilog HDL error at frequency_scaling.v(39): can't index object \"counter\" with zero packed or unpacked array dimensions" {  } { { "frequency_scaling.v" "" { Text "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/frequency_scaling.v" 39 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1696168010965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/output_files/t1a_fs_pwm.map.smsg " "Generated suppressed messages file C:/Users/amuly/Eyantra/task1a/t1a_fs_pwm/output_files/t1a_fs_pwm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168010988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696168011057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 01 19:16:51 2023 " "Processing ended: Sun Oct 01 19:16:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696168011057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696168011057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696168011057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168011057 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696168011749 ""}
