// Seed: 1088592638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri id_5,
    input supply1 id_6,
    output wor id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    input supply0 id_12,
    output tri1 id_13,
    output wand id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wor id_17,
    input wire id_18
);
  wire id_20;
  xor primCall (id_15, id_17, id_12, id_20, id_10, id_2, id_6, id_1, id_18);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
