// Seed: 1705789376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  wire id_8;
  assign id_6 = id_3;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    input wire id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri1 id_11
);
  wire id_13;
  wire id_14;
  nand (id_4, id_10, id_5, id_3, id_13, id_2, id_8);
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14, id_14
  );
endmodule
