# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_free_1_s.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_malloc_1_s.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_SPFA_in_list.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_SPFA_p_heap0_0.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_SPFA.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_HLS_SPFA_0_0/sim/design_1_HLS_SPFA_0_0.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_addr_lahbi.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_addr_tribs.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_buddy_tfYi.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_buddy_tg8j.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_group_tbkb.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_group_tdEe.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_mark_majbC.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_mux_32_kbM.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_shift_ceOg.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/log_2_64bit.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_HTA_theta_0_0/sim/design_1_HTA_theta_0_0.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/hdl/design_1.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ipshared/bce8/address_display.v" \
"../../../../Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_address_display_0_0/sim/design_1_address_display_0_0.v" \
"../../../../Algorithm_SPFA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
