// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_filter,hls_ip_2015_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.950001,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.046250,HLS_SYN_LAT=2076613,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=419,HLS_SYN_LUT=395}" *)

module sobel_filter (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_dout,
        input_r_empty_n,
        input_r_read,
        output_r_din,
        output_r_full_n,
        output_r_write,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st14_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv21_1FAFB9 = 21'b111111010111110111001;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv11_781 = 11'b11110000001;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_438 = 11'b10000111000;
parameter    ap_const_lv11_780 = 11'b11110000000;
parameter    ap_const_lv12_C8 = 12'b11001000;
parameter    ap_const_lv12_64 = 12'b1100100;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;
output  [7:0] output_r_din;
input   output_r_full_n;
output   output_r_write;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_read;
reg output_r_write;
reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_21;
reg   [20:0] indvar_flatten_reg_179;
reg   [10:0] row_reg_190;
reg   [10:0] col_assign_reg_201;
wire   [0:0] exitcond_flatten_fu_234_p2;
reg   [0:0] exitcond_flatten_reg_647;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_54;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2;
reg   [0:0] tmp_7_reg_696;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_696_pp0_it2;
reg    ap_sig_bdd_72;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] or_cond_reg_700;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it10;
reg    ap_sig_bdd_96;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it4;
wire   [20:0] indvar_flatten_next_fu_240_p2;
wire   [10:0] col_assign_mid2_fu_252_p3;
reg   [10:0] col_assign_mid2_reg_656;
reg   [10:0] ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it1;
reg   [10:0] ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it2;
reg   [10:0] ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it3;
wire   [10:0] row_mid2_fu_266_p3;
reg   [10:0] row_mid2_reg_666;
wire   [0:0] tmp_3_fu_284_p2;
reg   [0:0] tmp_3_reg_673;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_673_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_673_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_673_pp0_it4;
wire   [63:0] tmp_4_fu_289_p1;
reg   [63:0] tmp_4_reg_680;
reg   [63:0] ap_reg_ppstg_tmp_4_reg_680_pp0_it2;
reg   [10:0] buff_A_1_addr_reg_685;
reg   [10:0] ap_reg_ppstg_buff_A_1_addr_reg_685_pp0_it2;
wire   [0:0] tmp_7_fu_294_p2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_696_pp0_it3;
wire   [0:0] or_cond_fu_305_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_reg_700_pp0_it9;
wire   [10:0] col_fu_311_p2;
wire   [7:0] buff_A_1_q0;
reg   [7:0] buff_A_1_load_reg_709;
wire   [7:0] buff_A_0_q0;
reg   [7:0] return_value_reg_714;
reg   [7:0] y_reg_720;
reg   [7:0] buff_C_0_0_load_reg_731;
reg   [7:0] buff_C_2_0_load_reg_736;
reg   [7:0] ap_reg_ppstg_buff_C_2_0_load_reg_736_pp0_it6;
reg   [7:0] buff_C_1_0_load_reg_741;
reg   [7:0] buff_C_2_1_load_1_reg_746;
reg   [7:0] ap_reg_ppstg_buff_C_2_1_load_1_reg_746_pp0_it6;
reg   [7:0] buff_C_0_1_load_reg_751;
wire   [7:0] buff_C_1_2_fu_366_p3;
reg   [7:0] buff_C_1_2_reg_756;
wire   [7:0] buff_C_0_2_fu_373_p3;
reg   [7:0] buff_C_0_2_reg_761;
wire   [7:0] buff_C_2_2_fu_380_p3;
reg   [7:0] buff_C_2_2_reg_766;
reg   [7:0] ap_reg_ppstg_buff_C_2_2_reg_766_pp0_it6;
wire   [10:0] x_weight_2_1_2_i_fu_457_p2;
reg   [10:0] x_weight_2_1_2_i_reg_771;
wire   [9:0] y_weight_2_1_2_i_fu_473_p2;
reg   [9:0] y_weight_2_1_2_i_reg_776;
wire   [10:0] x_weight_2_2_2_i_fu_516_p2;
reg   [10:0] x_weight_2_2_2_i_reg_781;
wire   [10:0] y_weight_2_2_2_i_fu_522_p2;
reg   [10:0] y_weight_2_2_2_i_reg_788;
wire   [10:0] tmp_2_i_fu_538_p3;
reg   [10:0] tmp_2_i_reg_795;
wire   [10:0] tmp_5_i_fu_555_p3;
reg   [10:0] tmp_5_i_reg_800;
wire   [0:0] tmp_7_i_fu_574_p2;
reg   [0:0] tmp_7_i_reg_805;
wire   [0:0] tmp_9_i_fu_580_p2;
reg   [0:0] tmp_9_i_reg_811;
wire   [7:0] tmp_8_fu_586_p1;
reg   [7:0] tmp_8_reg_816;
wire   [7:0] edge_val_fu_601_p3;
reg   [7:0] edge_val_reg_821;
wire   [10:0] buff_A_0_address0;
reg    buff_A_0_ce0;
wire   [10:0] buff_A_0_address1;
reg    buff_A_0_ce1;
reg    buff_A_0_we1;
wire   [7:0] buff_A_0_d1;
wire   [10:0] buff_A_1_address0;
reg    buff_A_1_ce0;
wire   [10:0] buff_A_1_address1;
reg    buff_A_1_ce1;
reg    buff_A_1_we1;
wire   [7:0] buff_A_1_d1;
wire   [10:0] buff_A_2_address0;
reg    buff_A_2_ce0;
reg    buff_A_2_we0;
wire   [7:0] buff_A_2_d0;
wire   [10:0] buff_A_2_address1;
reg    buff_A_2_ce1;
wire   [7:0] buff_A_2_q1;
reg   [10:0] row_phi_fu_194_p4;
reg   [10:0] col_assign_phi_fu_205_p4;
wire   [7:0] ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it3;
reg   [7:0] ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4;
reg   [7:0] ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it4;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5;
wire   [7:0] ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it1;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it3;
wire   [63:0] tmp_9_fu_316_p1;
wire   [63:0] tmp_6_fu_320_p1;
reg   [7:0] buff_C_2_1_fu_74;
reg   [7:0] buff_C_0_0_fu_78;
reg   [7:0] buff_C_0_1_fu_82;
reg   [7:0] buff_C_2_0_fu_86;
reg   [7:0] buff_C_1_0_fu_90;
reg   [7:0] buff_C_1_1_fu_94;
wire   [0:0] exitcond4_fu_246_p2;
wire   [10:0] row_s_fu_260_p2;
wire   [0:0] tmp_fu_274_p2;
wire   [0:0] tmp_1_fu_279_p2;
wire   [0:0] tmp_s_fu_300_p2;
wire   [8:0] tmp_12_0_1_i_fu_405_p3;
wire   [8:0] tmp_10_0_2_i_cast_fu_416_p1;
wire   [8:0] tmp_10_0_i_cast_fu_402_p1;
wire   [8:0] x_weight_2_0_2_i_fu_419_p2;
wire   [8:0] p_shl6_i_fu_429_p3;
wire  signed [10:0] x_weight_2_0_2_i_cast_fu_425_p1;
wire   [10:0] p_shl6_i_cast_fu_436_p1;
wire   [8:0] tmp_11_1_2_i_fu_446_p3;
wire   [10:0] x_weight_2_1_1_i_fu_440_p2;
wire   [10:0] tmp_11_1_2_i_cast_fu_453_p1;
wire   [8:0] tmp1_fu_463_p2;
wire   [9:0] tmp_12_0_1_i_cast_fu_412_p1;
wire   [9:0] tmp1_cast_fu_469_p1;
wire   [10:0] tmp_10_2_i_cast_fu_482_p1;
wire   [10:0] y_weight_2_1_2_i_cast_fu_479_p1;
wire   [8:0] p_shl_i_fu_496_p3;
wire   [10:0] y_weight_2_2_i_fu_490_p2;
wire   [10:0] p_shl_i_cast_fu_503_p1;
wire   [10:0] tmp_10_2_2_i_cast_fu_513_p1;
wire   [10:0] x_weight_2_2_i_fu_485_p2;
wire   [10:0] y_weight_2_2_1_i_fu_507_p2;
wire   [0:0] tmp_i_fu_528_p2;
wire   [10:0] tmp_1_i_fu_533_p2;
wire   [0:0] tmp_3_i_fu_545_p2;
wire   [10:0] tmp_4_i_fu_550_p2;
wire  signed [11:0] tmp_5_i_cast_fu_565_p1;
wire  signed [11:0] tmp_2_i_cast_fu_562_p1;
wire   [11:0] edge_weight_fu_568_p2;
wire   [0:0] tmp_5_fu_597_p2;
wire   [7:0] phitmp_i_fu_590_p3;
reg    ap_sig_cseq_ST_st14_fsm_2;
reg    ap_sig_bdd_583;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_300;
reg    ap_sig_bdd_295;
reg    ap_sig_bdd_304;
reg    ap_sig_bdd_251;
reg    ap_sig_bdd_317;
reg    ap_sig_bdd_180;
reg    ap_sig_bdd_310;


sobel_filter_buff_A_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( buff_A_0_address0 ),
    .ce0( buff_A_0_ce0 ),
    .q0( buff_A_0_q0 ),
    .address1( buff_A_0_address1 ),
    .ce1( buff_A_0_ce1 ),
    .we1( buff_A_0_we1 ),
    .d1( buff_A_0_d1 )
);

sobel_filter_buff_A_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( buff_A_1_address0 ),
    .ce0( buff_A_1_ce0 ),
    .q0( buff_A_1_q0 ),
    .address1( buff_A_1_address1 ),
    .ce1( buff_A_1_ce1 ),
    .we1( buff_A_1_we1 ),
    .d1( buff_A_1_d1 )
);

sobel_filter_buff_A_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( buff_A_2_address0 ),
    .ce0( buff_A_2_ce0 ),
    .we0( buff_A_2_we0 ),
    .d0( buff_A_2_d0 ),
    .address1( buff_A_2_address1 ),
    .ce1( buff_A_2_ce1 ),
    .q1( buff_A_2_q1 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(exitcond_flatten_fu_234_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
                ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_295) begin
        if (ap_sig_bdd_300) begin
            ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4 <= return_value_reg_714;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4 <= ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_251) begin
        if (ap_sig_bdd_304) begin
            ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5 <= ap_const_lv8_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5 <= ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_180) begin
        if (ap_sig_bdd_317) begin
            ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2 <= ap_const_lv8_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2 <= ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_251) begin
        if (ap_sig_bdd_310) begin
            ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5 <= y_reg_720;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5 <= ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (exitcond_flatten_reg_647 == ap_const_lv1_0))) begin
        col_assign_reg_201 <= col_fu_311_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        col_assign_reg_201 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (exitcond_flatten_fu_234_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_179 <= indvar_flatten_next_fu_240_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_179 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (exitcond_flatten_reg_647 == ap_const_lv1_0))) begin
        row_reg_190 <= row_mid2_reg_666;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        row_reg_190 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it3 <= ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it4 <= ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        ap_reg_ppstg_buff_A_1_addr_reg_685_pp0_it2 <= buff_A_1_addr_reg_685;
        ap_reg_ppstg_buff_C_2_0_load_reg_736_pp0_it6 <= buff_C_2_0_load_reg_736;
        ap_reg_ppstg_buff_C_2_1_load_1_reg_746_pp0_it6 <= buff_C_2_1_load_1_reg_746;
        ap_reg_ppstg_buff_C_2_2_reg_766_pp0_it6 <= buff_C_2_2_reg_766;
        ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it2 <= ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it1;
        ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it3 <= ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it2;
        ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 <= ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it1;
        ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3 <= ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2;
        ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it4 <= ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3;
        ap_reg_ppstg_or_cond_reg_700_pp0_it10 <= ap_reg_ppstg_or_cond_reg_700_pp0_it9;
        ap_reg_ppstg_or_cond_reg_700_pp0_it2 <= or_cond_reg_700;
        ap_reg_ppstg_or_cond_reg_700_pp0_it3 <= ap_reg_ppstg_or_cond_reg_700_pp0_it2;
        ap_reg_ppstg_or_cond_reg_700_pp0_it4 <= ap_reg_ppstg_or_cond_reg_700_pp0_it3;
        ap_reg_ppstg_or_cond_reg_700_pp0_it5 <= ap_reg_ppstg_or_cond_reg_700_pp0_it4;
        ap_reg_ppstg_or_cond_reg_700_pp0_it6 <= ap_reg_ppstg_or_cond_reg_700_pp0_it5;
        ap_reg_ppstg_or_cond_reg_700_pp0_it7 <= ap_reg_ppstg_or_cond_reg_700_pp0_it6;
        ap_reg_ppstg_or_cond_reg_700_pp0_it8 <= ap_reg_ppstg_or_cond_reg_700_pp0_it7;
        ap_reg_ppstg_or_cond_reg_700_pp0_it9 <= ap_reg_ppstg_or_cond_reg_700_pp0_it8;
        ap_reg_ppstg_tmp_3_reg_673_pp0_it2 <= tmp_3_reg_673;
        ap_reg_ppstg_tmp_3_reg_673_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_673_pp0_it2;
        ap_reg_ppstg_tmp_3_reg_673_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_673_pp0_it3;
        ap_reg_ppstg_tmp_4_reg_680_pp0_it2[10 : 0] <= tmp_4_reg_680[10 : 0];
        ap_reg_ppstg_tmp_7_reg_696_pp0_it2 <= tmp_7_reg_696;
        ap_reg_ppstg_tmp_7_reg_696_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_696_pp0_it2;
        buff_C_0_0_load_reg_731 <= buff_C_0_0_fu_78;
        buff_C_1_0_load_reg_741 <= buff_C_1_0_fu_90;
        buff_C_2_0_load_reg_736 <= buff_C_2_0_fu_86;
        edge_val_reg_821 <= edge_val_fu_601_p3;
        tmp_2_i_reg_795 <= tmp_2_i_fu_538_p3;
        tmp_5_i_reg_800 <= tmp_5_i_fu_555_p3;
        tmp_7_i_reg_805 <= tmp_7_i_fu_574_p2;
        tmp_8_reg_816 <= tmp_8_fu_586_p1;
        tmp_9_i_reg_811 <= tmp_9_i_fu_580_p2;
        x_weight_2_1_2_i_reg_771 <= x_weight_2_1_2_i_fu_457_p2;
        x_weight_2_2_2_i_reg_781 <= x_weight_2_2_2_i_fu_516_p2;
        y_weight_2_1_2_i_reg_776 <= y_weight_2_1_2_i_fu_473_p2;
        y_weight_2_2_2_i_reg_788 <= y_weight_2_2_2_i_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it1 <= col_assign_mid2_reg_656;
        ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it1 <= exitcond_flatten_reg_647;
        exitcond_flatten_reg_647 <= exitcond_flatten_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (exitcond_flatten_reg_647 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_fu_284_p2))) begin
        buff_A_1_addr_reg_685 <= tmp_4_fu_289_p1;
        tmp_4_reg_680[10 : 0] <= tmp_4_fu_289_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_reg_673))) begin
        buff_A_1_load_reg_709 <= buff_A_1_q0;
        return_value_reg_714 <= buff_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        buff_C_0_0_fu_78 <= buff_C_0_1_fu_82;
        buff_C_1_0_fu_90 <= buff_C_1_1_fu_94;
        buff_C_2_0_fu_86 <= buff_C_2_1_fu_74;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it4))) begin
        buff_C_0_1_fu_82 <= buff_C_0_2_fu_373_p3;
        buff_C_1_1_fu_94 <= buff_C_1_2_fu_366_p3;
        buff_C_2_1_fu_74 <= buff_C_2_2_fu_380_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it4))) begin
        buff_C_0_1_load_reg_751 <= buff_C_0_1_fu_82;
        buff_C_0_2_reg_761 <= buff_C_0_2_fu_373_p3;
        buff_C_1_2_reg_756 <= buff_C_1_2_fu_366_p3;
        buff_C_2_1_load_1_reg_746 <= buff_C_2_1_fu_74;
        buff_C_2_2_reg_766 <= buff_C_2_2_fu_380_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (exitcond_flatten_fu_234_p2 == ap_const_lv1_0))) begin
        col_assign_mid2_reg_656 <= col_assign_mid2_fu_252_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (exitcond_flatten_reg_647 == ap_const_lv1_0))) begin
        or_cond_reg_700 <= or_cond_fu_305_p2;
        tmp_3_reg_673 <= tmp_3_fu_284_p2;
        tmp_7_reg_696 <= tmp_7_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (exitcond_flatten_fu_234_p2 == ap_const_lv1_0))) begin
        row_mid2_reg_666 <= row_mid2_fu_266_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_696_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        y_reg_720 <= input_r_dout;
    end
end

always @ (ap_sig_cseq_ST_st14_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_2)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st14_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_54) begin
    if (ap_sig_bdd_54) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_583) begin
    if (ap_sig_bdd_583) begin
        ap_sig_cseq_ST_st14_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_21) begin
    if (ap_sig_bdd_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        buff_A_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        buff_A_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_0_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3 or ap_reg_ppstg_tmp_7_reg_696_pp0_it3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_696_pp0_it3))) begin
        buff_A_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_0_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        buff_A_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        buff_A_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_1_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_3_reg_673_pp0_it2) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_673_pp0_it2))) begin
        buff_A_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_1_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        buff_A_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        buff_A_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_2_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_3_reg_673_pp0_it2) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_673_pp0_it2))) begin
        buff_A_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_2_we0 = ap_const_logic_0;
    end
end

always @ (col_assign_reg_201 or exitcond_flatten_reg_647 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or col_fu_311_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_647 == ap_const_lv1_0))) begin
        col_assign_phi_fu_205_p4 = col_fu_311_p2;
    end else begin
        col_assign_phi_fu_205_p4 = col_assign_reg_201;
    end
end

always @ (ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 or ap_reg_ppstg_tmp_7_reg_696_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_696_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        input_r_read = ap_const_logic_1;
    end else begin
        input_r_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_or_cond_reg_700_pp0_it10 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_700_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        output_r_write = ap_const_logic_1;
    end else begin
        output_r_write = ap_const_logic_0;
    end
end

always @ (row_reg_190 or exitcond_flatten_reg_647 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or row_mid2_reg_666) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_647 == ap_const_lv1_0))) begin
        row_phi_fu_194_p4 = row_mid2_reg_666;
    end else begin
        row_phi_fu_194_p4 = row_reg_190;
    end
end
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it10 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st14_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it3 = 'bx;

assign ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it1 = 'bx;

assign ap_return = ap_const_lv32_0;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    ap_sig_bdd_180 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_21 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    ap_sig_bdd_251 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))));
end


always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it11) begin
    ap_sig_bdd_295 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))));
end


always @ (ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 or ap_reg_ppstg_tmp_3_reg_673_pp0_it2) begin
    ap_sig_bdd_300 = ((ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_673_pp0_it2));
end


always @ (ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3 or ap_reg_ppstg_tmp_3_reg_673_pp0_it3) begin
    ap_sig_bdd_304 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_673_pp0_it3));
end


always @ (ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3 or ap_reg_ppstg_tmp_7_reg_696_pp0_it3) begin
    ap_sig_bdd_310 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_696_pp0_it3));
end


always @ (exitcond_flatten_reg_647 or tmp_7_fu_294_p2) begin
    ap_sig_bdd_317 = ((exitcond_flatten_reg_647 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_7_fu_294_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_54 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_583 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (input_r_empty_n or ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 or ap_reg_ppstg_tmp_7_reg_696_pp0_it2) begin
    ap_sig_bdd_72 = ((input_r_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_696_pp0_it2));
end


always @ (output_r_full_n or ap_reg_ppstg_or_cond_reg_700_pp0_it10) begin
    ap_sig_bdd_96 = ((output_r_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_700_pp0_it10));
end

assign buff_A_0_address0 = tmp_4_fu_289_p1;

assign buff_A_0_address1 = tmp_9_fu_316_p1;

assign buff_A_0_d1 = y_reg_720;

assign buff_A_1_address0 = tmp_4_fu_289_p1;

assign buff_A_1_address1 = ap_reg_ppstg_buff_A_1_addr_reg_685_pp0_it2;

assign buff_A_1_d1 = return_value_reg_714;

assign buff_A_2_address0 = ap_reg_ppstg_tmp_4_reg_680_pp0_it2;

assign buff_A_2_address1 = tmp_6_fu_320_p1;

assign buff_A_2_d0 = buff_A_1_load_reg_709;

assign buff_C_0_2_fu_373_p3 = ((ap_reg_ppstg_tmp_3_reg_673_pp0_it4[0:0] === 1'b1) ? buff_A_2_q1 : buff_C_0_1_fu_82);

assign buff_C_1_2_fu_366_p3 = ((ap_reg_ppstg_tmp_3_reg_673_pp0_it4[0:0] === 1'b1) ? ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5 : buff_C_1_1_fu_94);

assign buff_C_2_2_fu_380_p3 = ((ap_reg_ppstg_tmp_3_reg_673_pp0_it4[0:0] === 1'b1) ? ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5 : buff_C_2_1_fu_74);

assign col_assign_mid2_fu_252_p3 = ((exitcond4_fu_246_p2[0:0] === 1'b1) ? ap_const_lv11_0 : col_assign_phi_fu_205_p4);

assign col_fu_311_p2 = (col_assign_mid2_reg_656 + ap_const_lv11_1);

assign edge_val_fu_601_p3 = ((tmp_5_fu_597_p2[0:0] === 1'b1) ? phitmp_i_fu_590_p3 : tmp_8_reg_816);

assign edge_weight_fu_568_p2 = ($signed(tmp_5_i_cast_fu_565_p1) + $signed(tmp_2_i_cast_fu_562_p1));

assign exitcond4_fu_246_p2 = (col_assign_phi_fu_205_p4 == ap_const_lv11_781? 1'b1: 1'b0);

assign exitcond_flatten_fu_234_p2 = (indvar_flatten_reg_179 == ap_const_lv21_1FAFB9? 1'b1: 1'b0);

assign indvar_flatten_next_fu_240_p2 = (indvar_flatten_reg_179 + ap_const_lv21_1);

assign or_cond_fu_305_p2 = (tmp_1_fu_279_p2 & tmp_s_fu_300_p2);

assign output_r_din = edge_val_reg_821;

assign p_shl6_i_cast_fu_436_p1 = p_shl6_i_fu_429_p3;

assign p_shl6_i_fu_429_p3 = {{buff_C_1_0_load_reg_741}, {ap_const_lv1_0}};

assign p_shl_i_cast_fu_503_p1 = p_shl_i_fu_496_p3;

assign p_shl_i_fu_496_p3 = {{ap_reg_ppstg_buff_C_2_1_load_1_reg_746_pp0_it6}, {ap_const_lv1_0}};

assign phitmp_i_fu_590_p3 = ((tmp_7_i_reg_805[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign row_mid2_fu_266_p3 = ((exitcond4_fu_246_p2[0:0] === 1'b1) ? row_s_fu_260_p2 : row_phi_fu_194_p4);

assign row_s_fu_260_p2 = (row_phi_fu_194_p4 + ap_const_lv11_1);

assign tmp1_cast_fu_469_p1 = tmp1_fu_463_p2;

assign tmp1_fu_463_p2 = (tmp_10_0_2_i_cast_fu_416_p1 + tmp_10_0_i_cast_fu_402_p1);

assign tmp_10_0_2_i_cast_fu_416_p1 = buff_C_0_2_reg_761;

assign tmp_10_0_i_cast_fu_402_p1 = buff_C_0_0_load_reg_731;

assign tmp_10_2_2_i_cast_fu_513_p1 = ap_reg_ppstg_buff_C_2_2_reg_766_pp0_it6;

assign tmp_10_2_i_cast_fu_482_p1 = ap_reg_ppstg_buff_C_2_0_load_reg_736_pp0_it6;

assign tmp_11_1_2_i_cast_fu_453_p1 = tmp_11_1_2_i_fu_446_p3;

assign tmp_11_1_2_i_fu_446_p3 = {{buff_C_1_2_reg_756}, {ap_const_lv1_0}};

assign tmp_12_0_1_i_cast_fu_412_p1 = tmp_12_0_1_i_fu_405_p3;

assign tmp_12_0_1_i_fu_405_p3 = {{buff_C_0_1_load_reg_751}, {ap_const_lv1_0}};

assign tmp_1_fu_279_p2 = (row_mid2_reg_666 != ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_1_i_fu_533_p2 = (ap_const_lv11_0 - x_weight_2_2_2_i_reg_781);

assign tmp_2_i_cast_fu_562_p1 = $signed(tmp_2_i_reg_795);

assign tmp_2_i_fu_538_p3 = ((tmp_i_fu_528_p2[0:0] === 1'b1) ? x_weight_2_2_2_i_reg_781 : tmp_1_i_fu_533_p2);

assign tmp_3_fu_284_p2 = (col_assign_mid2_reg_656 < ap_const_lv11_780? 1'b1: 1'b0);

assign tmp_3_i_fu_545_p2 = ($signed(y_weight_2_2_2_i_reg_788) > $signed(11'b00000000000)? 1'b1: 1'b0);

assign tmp_4_fu_289_p1 = col_assign_mid2_reg_656;

assign tmp_4_i_fu_550_p2 = (ap_const_lv11_0 - y_weight_2_2_2_i_reg_788);

assign tmp_5_fu_597_p2 = (tmp_7_i_reg_805 | tmp_9_i_reg_811);

assign tmp_5_i_cast_fu_565_p1 = $signed(tmp_5_i_reg_800);

assign tmp_5_i_fu_555_p3 = ((tmp_3_i_fu_545_p2[0:0] === 1'b1) ? y_weight_2_2_2_i_reg_788 : tmp_4_i_fu_550_p2);

assign tmp_6_fu_320_p1 = ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it3;

assign tmp_7_fu_294_p2 = (tmp_3_fu_284_p2 & tmp_fu_274_p2);

assign tmp_7_i_fu_574_p2 = ($signed(edge_weight_fu_568_p2) > $signed(12'b11001000)? 1'b1: 1'b0);

assign tmp_8_fu_586_p1 = edge_weight_fu_568_p2[7:0];

assign tmp_9_fu_316_p1 = ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it3;

assign tmp_9_i_fu_580_p2 = ($signed(edge_weight_fu_568_p2) < $signed(12'b1100100)? 1'b1: 1'b0);

assign tmp_fu_274_p2 = (row_mid2_reg_666 < ap_const_lv11_438? 1'b1: 1'b0);

assign tmp_i_fu_528_p2 = ($signed(x_weight_2_2_2_i_reg_781) > $signed(11'b00000000000)? 1'b1: 1'b0);

assign tmp_s_fu_300_p2 = (col_assign_mid2_reg_656 != ap_const_lv11_0? 1'b1: 1'b0);

assign x_weight_2_0_2_i_cast_fu_425_p1 = $signed(x_weight_2_0_2_i_fu_419_p2);

assign x_weight_2_0_2_i_fu_419_p2 = (tmp_10_0_2_i_cast_fu_416_p1 - tmp_10_0_i_cast_fu_402_p1);

assign x_weight_2_1_1_i_fu_440_p2 = ($signed(x_weight_2_0_2_i_cast_fu_425_p1) - $signed(p_shl6_i_cast_fu_436_p1));

assign x_weight_2_1_2_i_fu_457_p2 = (x_weight_2_1_1_i_fu_440_p2 + tmp_11_1_2_i_cast_fu_453_p1);

assign x_weight_2_2_2_i_fu_516_p2 = (tmp_10_2_2_i_cast_fu_513_p1 + x_weight_2_2_i_fu_485_p2);

assign x_weight_2_2_i_fu_485_p2 = (x_weight_2_1_2_i_reg_771 - tmp_10_2_i_cast_fu_482_p1);

assign y_weight_2_1_2_i_cast_fu_479_p1 = y_weight_2_1_2_i_reg_776;

assign y_weight_2_1_2_i_fu_473_p2 = (tmp_12_0_1_i_cast_fu_412_p1 + tmp1_cast_fu_469_p1);

assign y_weight_2_2_1_i_fu_507_p2 = (y_weight_2_2_i_fu_490_p2 - p_shl_i_cast_fu_503_p1);

assign y_weight_2_2_2_i_fu_522_p2 = (y_weight_2_2_1_i_fu_507_p2 - tmp_10_2_2_i_cast_fu_513_p1);

assign y_weight_2_2_i_fu_490_p2 = (y_weight_2_1_2_i_cast_fu_479_p1 - tmp_10_2_i_cast_fu_482_p1);
always @ (posedge ap_clk) begin
    tmp_4_reg_680[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_4_reg_680_pp0_it2[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end



endmodule //sobel_filter

