module alu (input		logic	[31:0] a, 
				input		logic	[31:0] b,
				input		logic	[2:0]	op,
				output	logic	[31:0] y);
				
