$date
	Fri Jan 14 15:45:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_fsm1 $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_fsm1 $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_fsm1 $end
$scope module U0 $end
$var wire 1 # in $end
$upscope $end
$upscope $end
$scope module tb_fsm1 $end
$scope module U0 $end
$var reg 1 $ cstate $end
$upscope $end
$upscope $end
$scope module tb_fsm1 $end
$scope module U0 $end
$var reg 1 % nstate $end
$upscope $end
$upscope $end
$scope module tb_fsm1 $end
$scope module U0 $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
0#
0"
0!
$end
#5
0%
0$
0&
1!
#10
0!
#15
1!
#20
1"
0!
#25
1!
#30
0!
#35
1%
1#
1!
#40
0!
#45
1$
0#
1!
#50
0!
#55
0%
1#
1&
1!
#60
0!
#65
0$
0#
1!
#70
0!
#75
1%
1#
0&
1!
#80
0!
#85
0%
1$
1!
#90
0!
#95
0#
1&
0$
1!
