
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ------------------------------------------------------------------------------
# Standard synthesis flow.
# Edit the design_config.tcl file to set your design parameters
# Edit the design_tech.tcl file to set your technology parameters
#
# Thomas Vandenabeele
# 10/11/2017
# ------------------------------------------------------------------------------
# ------------------------------------------------------------------------------
# Set-up Design Configuration Options
# ------------------------------------------------------------------------------
source ../scripts/design_config.tcl
# ------------------------------------------------------------------------------
# Set-up Target Technology
# ------------------------------------------------------------------------------
source ../scripts/design_tech.tcl
Technology setup file
Setting technology for 1.1V supply
# ------------------------------------------------------------------------------
# Set-up Target Libraries
# ------------------------------------------------------------------------------
set_app_var search_path [concat . $stdcell_search_path $search_path]
. ../../99_SRC/technology/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/ . /esat/micas-data/software/synopsys_2016.12/libraries/syn /esat/micas-data/software/synopsys_2016.12/minpower/syn /esat/micas-data/software/synopsys_2016.12/dw/syn_ver /esat/micas-data/software/synopsys_2016.12/dw/sim_ver
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var target_library [concat $stdcell_library(db,$slow_corner_pvt)]
gscl45nm.db
set_app_var link_library [concat * $target_library $synthetic_library]
* gscl45nm.db dw_foundation.sldb
# ------------------------------------------------------------------------------
# Associate libraries with min libraries
# ------------------------------------------------------------------------------
foreach max_lib [concat $stdcell_library(db,$slow_corner_pvt)]         min_lib [concat $stdcell_library(db,$fast_corner_pvt)]     {
        echo "set_min_library $max_lib -min_version $min_lib"
        set_min_library $max_lib -min_version $min_lib
    }
set_min_library gscl45nm.db -min_version gscl45nm.db
Loading db file '/users/students/r0622838/digital-design-flow-aes/99_SRC/technology/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Error: Minimum version must be a different library. (TIM-98)
# ------------------------------------------------------------------------------
# Setup for SAIF name mapping database
# ------------------------------------------------------------------------------
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
# ------------------------------------------------------------------------------
# Read in the design vhdl RTL
# ------------------------------------------------------------------------------
# Default to read vhdl as standard version 2001 (not 2005)
#set_app_var hdlin_vrlg_std 2001
# Don't optimize constants for Formality and ID registers.
#set_app_var compile_seqmap_propagate_constants false
# Identify architecturally instantiated clock gates
# Note: This application variable must be set BEFORE the RTL is read in.
#set_app_var power_cg_auto_identify true
# Check for latches in RTL
set_app_var hdlin_check_no_latch true
true
# Local directory for intermediate elaboration files
define_design_lib work -path elab
1
# Setup RTL files and paths
source ../scripts/${rm_project_top}_vhdl.tcl
# Tee analyze output to separate log file
redirect -tee ../reports/synthesis/${rm_project_top}.analyze_vhdl {   analyze -format vhdl $vhdl_image }
Running PRESTO HDLC
-- Compiling Source File ../../99_SRC/my_src_hdl/AddRoundKey.vhd
Compiling Entity Declaration ADDROUNDKEY
Compiling Architecture ADDROUNDKEY_ARCH of ADDROUNDKEY
-- Compiling Source File ../../99_SRC/my_src_hdl/AES128.vhd
Compiling Entity Declaration AES128
Compiling Architecture BEHAVIORAL of AES128
-- Compiling Source File ../../99_SRC/my_src_hdl/bytesub.vhd
Compiling Entity Declaration BYTESUB
Compiling Architecture INTERNALS of BYTESUB
-- Compiling Source File ../../99_SRC/my_src_hdl/Control_FSM.vhd
Compiling Entity Declaration CONTROL_FSM
Compiling Architecture BEHAVIOURAL of CONTROL_FSM
-- Compiling Source File ../../99_SRC/my_src_hdl/Keyscheduler.vhd
Compiling Entity Declaration KEYSCHEDULER
Compiling Architecture BEHAVIORAL of KEYSCHEDULER
-- Compiling Source File ../../99_SRC/my_src_hdl/mixcolumn.vhd
Compiling Entity Declaration MIXCOLUMN
Compiling Architecture MIXCOLUMN_ARCH of MIXCOLUMN
-- Compiling Source File ../../99_SRC/my_src_hdl/shiftrow.vhd
Compiling Entity Declaration SHIFTROW
Compiling Architecture SHIFTROW_ARCH of SHIFTROW
-- Compiling Source File ../../99_SRC/my_src_hdl/SubBytes.vhd
Compiling Entity Declaration SUBBYTES
Compiling Architecture BEHAVIOURAL of SUBBYTES
Presto compilation completed successfully.
Loading db file '/esat/micas-data/software/synopsys_2016.12/libraries/syn/dw_foundation.sldb'
1
# Tee elaboration output to separate log file
redirect -tee ../reports/synthesis/${rm_project_top}.elaborate {   elaborate -architecture Behavioral ${rm_project_top}}
Loading db file '/esat/micas-data/software/synopsys_2016.12/libraries/syn/gtech.db'
Loading db file '/esat/micas-data/software/synopsys_2016.12/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../99_SRC/my_src_hdl/AES128.vhd:112: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 99 in file
	'../../99_SRC/my_src_hdl/AES128.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 110 in file
	'../../99_SRC/my_src_hdl/AES128.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           112            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AES128 line 120 in file
		'../../99_SRC/my_src_hdl/AES128.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  reg_out_SB_in_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AES128 line 136 in file
		'../../99_SRC/my_src_hdl/AES128.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   DI_reg_out_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AES128 line 150 in file
		'../../99_SRC/my_src_hdl/AES128.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   DO_reg_out_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'AES128'.
Information: Building the design 'KeyScheduler'. (HDL-193)
Warning:  ../../99_SRC/my_src_hdl/Keyscheduler.vhd:25: The initial value for signal 'roundkey' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../99_SRC/my_src_hdl/Keyscheduler.vhd:26: The initial value for signal 'key_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../99_SRC/my_src_hdl/Keyscheduler.vhd:29: The initial value for signal 'address' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 48 in file
	'../../99_SRC/my_src_hdl/Keyscheduler.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Keyscheduler line 90 in file
		'../../99_SRC/my_src_hdl/Keyscheduler.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     key_reg_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Control_FSM'. (HDL-193)
Warning:  ../../99_SRC/my_src_hdl/Control_FSM.vhd:26: The initial value for signal 'rcon_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 66 in file
	'../../99_SRC/my_src_hdl/Control_FSM.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 144 in file
	'../../99_SRC/my_src_hdl/Control_FSM.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           146            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Control_FSM line 38 in file
		'../../99_SRC/my_src_hdl/Control_FSM.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcon_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Control_FSM line 56 in file
		'../../99_SRC/my_src_hdl/Control_FSM.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    curState_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Control_FSM line 66 in file
		'../../99_SRC/my_src_hdl/Control_FSM.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    nxtState_reg     | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  Latch inferred in design Control_FSM read with 'hdlin_check_no_latch' (ELAB-395)
Presto compilation completed successfully.
Information: Building the design 'AddRoundKey'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SubBytes'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ShiftRow'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MixColumn'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ByteSub'. (HDL-193)
Warning:  ../../99_SRC/my_src_hdl/bytesub.vhd:15: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 13 in file
	'../../99_SRC/my_src_hdl/bytesub.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
write -hierarchy -format ddc       -output ../data/${rm_project_top}.synthesis-unmapped.ddc
Writing ddc file '../data/AES128.synthesis-unmapped.ddc'.
1
# ------------------------------------------------------------------------------
# Link the design
# ------------------------------------------------------------------------------
current_design $rm_project_top
Current design is 'AES128'.
{AES128}
link

  Linking design 'AES128'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /users/students/r0622838/digital-design-flow-aes/02_SYNTHESIS/work/AES128.db, etc
  gscl45nm (library)          /users/students/r0622838/digital-design-flow-aes/99_SRC/technology/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /esat/micas-data/software/synopsys_2016.12/libraries/syn/dw_foundation.sldb

1
check_design -no_warnings
 
****************************************
check_design summary:
Version:     M-2016.12-SP2
Date:        Sun Mar 10 17:34:43 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    128
    Feedthrough (LINT-29)                                         128

Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

1
check_design -multiple_designs >   ../reports/synthesis/${rm_project_top}_initial.check_design
# Disable register merging
set_register_merging [all_registers] false
Information: Checking out the license 'DesignWare'. (SEC-104)
1
suppress_message UID-341
# ------------------------------------------------------------------------------
# Clock and constraints
# ------------------------------------------------------------------------------
source -echo ../scripts/clocks.tcl
# ------------------------------------------------------------------------------
# Define the clocks in the $rm_project_top
# ------------------------------------------------------------------------------
# Declares the clocks present in the design with period, uncertainty and
# latency information for synthesis:
#
#   Period      - Describes the frequency to be acheieved by synthesis.
#
#   Uncertainty - Describes all parameters that could influence the difference
#                 in clock timing between two related flops. Since jitter is
#                 explicitly mentioned this will include OCV, skew and margin.
#
#   Latency     - Describes the delay in the clock tree from the core clock pin
#                 to the flop clock pin; at this point it is an estimate.
#
foreach clock_name ${clock_ports} {
  create_clock -name ${clock_name} -period [expr ${clock_period} - ${clock_period_jitter}] [get_ports ${clock_name} ]
  set_clock_uncertainty -setup [expr ${setup_margin} + $pre_cts_clock_skew_estimate] [get_clocks ${clock_name} ]
  set_clock_uncertainty -hold [expr ${hold_margin} + $pre_cts_clock_skew_estimate] [get_clocks ${clock_name} ]
  set_clock_latency -source -early [expr 0.0 + $clock_dutycycle_jitter] [get_clocks ${clock_name} ]
  set_clock_latency -source -late  [expr 0.0 + $clock_dutycycle_jitter] [get_clocks ${clock_name} ]
  set_clock_latency $pre_cts_clock_latency_estimate [get_clocks ${clock_name} ]

  echo "Defined clock $clock_name"
}
Defined clock clock
#set_clock_latency -source -dynamic [expr 0.0 + $clock_dutycycle_jitter] [get_clocks ${clock_name} ]
#  set_clock_latency -source -rise -early [expr 0.0 - $clock_dutycycle_jitter] [get_clocks ${clock_name} ]
#  set_clock_latency -source -fall -late  [expr 0.0 + $clock_dutycycle_jitter] [get_clocks ${clock_name} ]
# ------------------------------------------------------------------------------
# Virtual clocks (these are handy to constrain inputs and outputs)
# ------------------------------------------------------------------------------
create_clock -name VCLK -period [expr ${clock_period} - ${clock_period_jitter}]
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
set_clock_uncertainty -setup [expr ${setup_margin} + $pre_cts_clock_skew_estimate] [get_clocks {VCLK} ]
set_clock_uncertainty -hold  [expr ${hold_margin} + $pre_cts_clock_skew_estimate] [get_clocks {VCLK} ]
#set_clock_latency -source -dynamic [expr 0.0 + $clock_dutycycle_jitter] [get_clocks {VCLK} ]
set_clock_latency -source -early [expr 0.0 + $clock_dutycycle_jitter] [get_clocks {VCLK} ]
set_clock_latency -source -late  [expr 0.0 + $clock_dutycycle_jitter] [get_clocks {VCLK} ]
set_clock_latency $pre_cts_clock_latency_estimate [get_clocks {VCLK} ]
echo "Defined clock VCLK"
Defined clock VCLK
# ------------------------------------------------------------------------------
# End of File
# ------------------------------------------------------------------------------
source ../scripts/constraints.tcl
Constrained Resets
1
# ------------------------------------------------------------------------------
# Set design context
# ------------------------------------------------------------------------------
# Set the maximum fanout value on the design
set_max_fanout ${max_fanout} $rm_project_top
1
# Set the maximum transition value on the design
set_max_transition $max_transition($typ_corner_pvt)  $rm_project_top
1
# Load all outputs with suitable capacitance
set_load $output_load [all_outputs]
1
# Derive list of clock ports
set clock_ports [filter_collection [get_attribute [get_clocks] sources] object_class==port]
Warning: Attribute 'sources' does not exist on clock 'VCLK'. (UID-101)
{clock}
# Drive input ports with a standard driving cell and input transition
set_driving_cell -library $target_library_name($slow_corner_pvt)                  -from_pin ${driving_from_pin}                  -input_transition_rise $max_transition($slow_corner_pvt)                  -input_transition_fall $max_transition($slow_corner_pvt)                  -lib_cell ${driving_cell}                  -pin ${driving_pin}                  [remove_from_collection [all_inputs] ${clock_ports} ]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library $target_library_name($slow_corner_pvt)                  -from_pin ${clock_driving_from_pin}                  -input_transition_rise $max_transition($slow_corner_pvt)                  -input_transition_fall $max_transition($slow_corner_pvt)                  -lib_cell ${clock_driving_cell}                  -pin ${clock_driving_pin}                  ${clock_ports}
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
# ------------------------------------------------------------------------------
# Set Operating conditions (Synthesis uses best case / worst case)
# ------------------------------------------------------------------------------
set_operating_conditions -max $operating_condition_name($slow_corner_pvt) -max_lib [get_libs $target_library_name($slow_corner_pvt)] -min $operating_condition_name($fast_corner_pvt) -min_lib [get_libs $target_library_name($fast_corner_pvt)] -analysis_type bc_wc
Using operating conditions 'typical' found in library 'gscl45nm'.
Using operating conditions 'typical' found in library 'gscl45nm'.
1
#-max $operating_condition_name($typ_corner_pvt) -max_lib $stdcell_library(db,$typ_corner_pvt) #-min $operating_condition_name($fast_corner_pvt) -min_lib $stdcell_library(db,$fast_corner_pvt) # ------------------------------------------------------------------------------
# Create default path groups
# ------------------------------------------------------------------------------
# Separating paths can help improve optimization.
set ports_clock_root [get_ports [all_fanout -flat -clock_tree -level 0]]
Warning: Design 'AES128' contains 41 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
{clock}
group_path -name Inputs  -from [remove_from_collection [all_inputs]                                                        $ports_clock_root]
1
group_path -name Outputs -to   [all_outputs]
1
# Group internal paths between registers
group_path -name Regs_to_Regs -from [all_registers] -to [all_registers]
1
# ------------------------------------------------------------------------------
# Apply synthesis tool options
# ------------------------------------------------------------------------------
set_app_var enable_recovery_removal_arcs true
true
# Case analysis required to support EMA value setting for memories
set_app_var case_analysis_with_logic_constants true
true
#set_app_var physopt_enable_via_res_support true
set_app_var write_name_nets_same_as_ports true
true
set_app_var report_default_significant_digits 6
6
# ------------------------------------------------------------------------------
# Additional optimization constraints
# ------------------------------------------------------------------------------
# Control DRC/Fanout for tie cells
# This allows a fanout of 1 on tie cells to be set:
set_auto_disable_drc_nets -constant false
1
# Prevent assignment statements in the vhdl netlist.
set_fix_multiple_port_nets -all -buffer_constants [get_designs]
1
# Critical range for core
set_critical_range [expr 0.10 * ${clock_period} ] ${rm_project_top}
1
# Isolate the ports for accurate timing model creation
#set clock_ports [filter_collection [get_attribute [get_clocks] sources] object_class==port]
#set isolated_inputs [remove_from_collection [all_inputs] $clock_ports ]
#set_isolate_ports -type buffer -force [get_ports ${isolated_inputs}]
#set_isolate_ports -type buffer -force [all_outputs]
# Set to enable full range of flops for synthesis consideration
set compile_filter_prune_seq_cells false
false
# ------------------------------------------------------------------------------
# Compile the design
# ------------------------------------------------------------------------------
# Ultimate compile (does more and longer optimizations to gain an extra 10% at the cost of a factor 2 (at least) computation time)
compile_ultra -no_autoungroup 
Information: Performing power optimization. (PWR-850)
Analyzing: "/users/students/r0622838/digital-design-flow-aes/99_SRC/technology/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 130 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 20 instances of design 'ByteSub'. (OPT-1056)
  Simplifying Design 'AES128'

Loaded alib file './alib-52/gscl45nm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'AES128'
  Processing 'Keyscheduler'
Information: Added key list 'DesignWare' to design 'Keyscheduler'. (DDB-72)
  Processing 'MixColumn'
  Processing 'Control_FSM'
Information: Added key list 'DesignWare' to design 'Control_FSM'. (DDB-72)
  Processing 'AddRoundKey'
  Processing 'ByteSub_0'
  Processing 'SubBytes'
  Processing 'ShiftRow'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   32644.0      0.00       0.0     540.4                           129416.4688
    0:00:22   32644.0      0.00       0.0     540.4                           129416.4688
    0:00:22   32644.0      0.00       0.0     540.4                           129416.4688
    0:00:22   32644.0      0.00       0.0     540.4                           129416.4688

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:28   32615.9      0.00       0.0     540.2                           128746.1719
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29   32575.5      0.00       0.0     540.0                           126015.7422
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:36   37156.8      0.00       0.0     370.2 SB/C1/net60361            150881.3594
    0:00:37   37957.9      0.00       0.0     367.8 SB/C5/net58668            153880.9531
    0:00:38   38763.2      0.00       0.0     365.5 SB/C15/net54434           156892.4062
    0:00:39   39593.9      0.00       0.0     363.3 SB/C8/net57381            159996.8594
    0:00:41   40645.1      0.00       0.0     361.3 SB/C3/net59553            163563.6094
    0:00:42   41594.5      0.00       0.0     359.4 SB/C12/net55813           167221.6250
    0:00:43   42829.7      0.00       0.0     357.8 SB/C13/net55514           171867.8438
    0:00:44   44019.4      0.00       0.0     356.2 SB/C7/net57983            176501.9688
    0:00:46   45397.7      0.00       0.0     354.8 SB/C1/net60391            181594.8594
    0:00:47   46634.8      0.00       0.0     353.7 SB/C2/net59939            186886.8438
    0:00:48   48021.6      0.00       0.0     352.7 SB/C11/net56442           192886.9219
    0:00:50   49521.0      0.00       0.0     351.8 SB/C4/net59147            199189.8125
    0:00:51   50811.6      0.00       0.0     351.4 SB/C11/net56121           204999.0312
    0:00:52   52102.2      0.00       0.0     350.9 KeyS/inst_ByteSub_2/net61612 210808.2344
    0:00:53   53392.7      0.00       0.0     350.5 SB/C11/net56411           216617.4531
    0:00:54   54704.9      0.00       0.0     350.1 KeyS/inst_ByteSub_0/net60999 222452.1406
    0:00:55   56307.6      0.00       0.0     349.6 SB/C15/net54506           228918.0000
    0:00:57   57735.2      0.00       0.0     349.1 SB/C8/net57427            235263.9062
    0:00:58   59043.1      0.00       0.0     348.8 SB/C3/net59838            241393.3906
    0:00:59   60659.4      0.00       0.0     348.4 KeyS/net52589             247942.9375
    0:01:01   62133.0      0.00       0.0     348.2 KeyS/inst_ByteSub_3/net53709 254508.2344
    0:01:03   62852.9      0.00       0.0     347.6 SB/C14/net93827           259677.4688
    0:01:04   63072.5      0.00       0.0     347.4 SB/C3/BS_out[0]           261491.4062
    0:01:05   63193.6      0.00       0.0     347.3 SB/C3/net59636            262372.1875
    0:01:06   63190.8      0.00       0.0     347.3 SB/C6/net58358            262318.4688
    0:01:08   63188.0      0.00       0.0     347.3 SB/C9/net57080            262264.7812
    0:01:09   63185.1      0.00       0.0     347.3 SB/C12/net55802           262211.0938
    0:01:10   63182.3      0.00       0.0     347.3 SB/C15/net54524           262157.3750
    0:01:11   63179.5      0.00       0.0     347.3 KeyS/inst_ByteSub_2/net61766 262103.6875
    0:01:14   63183.7      0.00       0.0     346.3 reg_out_SB_in[3]          262083.9219
    0:01:32   64471.0      0.00       0.0     327.1 SB/C1/net60468            267782.9062
    0:02:04   65244.0      0.00       0.0       6.1                           268739.0625
    0:02:04   65244.0      0.00       0.0       6.1                           268739.0625


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:04   65244.0      0.00       0.0       6.1                           268739.0625
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:02:41   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:41   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:41   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:42   46174.4      0.00       0.0       6.1                           237291.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:43   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:43   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:43   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:43   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:44   46174.4      0.00       0.0       6.1                           237291.2500
    0:02:46   46161.8      0.00       0.0       6.1                           237275.5781
    0:03:41   46140.6      0.00       0.0       6.1                           237249.4531
    0:03:41   46140.6      0.00       0.0       6.1                           237249.4531
    0:03:41   46140.6      0.00       0.0       6.1                           237249.4531
    0:03:41   46140.6      0.00       0.0       6.1                           237249.4531
Loading db file '/users/students/r0622838/digital-design-flow-aes/99_SRC/technology/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Normal (faster compile)
#compile
# ------------------------------------------------------------------------------
# Change names before output
# ------------------------------------------------------------------------------
# If this will be a sub-block in a hierarchical design, uniquify with block
# unique names to avoid name collisions when integrating the design at the top
# level
#set_app_var uniquify_naming_style ${rm_project_top}_%s_%d
#uniquify -force
#define_name_rules vhdl -case_insensitive
#change_names -rules vhdl -hierarchy -verbose >   ../reports/synthesis/${rm_project_top}.change_names
# ------------------------------------------------------------------------------
# Write out design data for digital verification and place and route
# ------------------------------------------------------------------------------
set_app_var vhdlout_higher_designs_first true
Error: Variable 'vhdlout_higher_designs_first' is not an application variable. Using Tcl global variable. (CMD-104)
true
set_app_var vhdlout_no_tri true
Error: Variable 'vhdlout_no_tri' is not an application variable. Using Tcl global variable. (CMD-104)
true
write -format ddc -hierarchy -output ../data/${rm_project_top}.synthesis.ddc
Writing ddc file '../data/AES128.synthesis.ddc'.
1
write -f verilog  -hierarchy -output ../data/${rm_project_top}.synthesis.v
Writing verilog file '/users/students/r0622838/digital-design-flow-aes/02_SYNTHESIS/data/AES128.synthesis.v'.
Warning: Verilog writer has added 1 nets to module AES128 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# ------------------------------------------------------------------------------
# Write out design data for digital verification and place and route
# ------------------------------------------------------------------------------
# Write SDF backannotation data from DCT placement for static timing analysis
write_sdf ../data/${rm_project_top}.synthesis.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/users/students/r0622838/digital-design-flow-aes/02_SYNTHESIS/data/AES128.synthesis.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Do not write out net RC info into SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
# Write out SDC version 1.7 to omit set_voltage for backwards compatibility
# write_sdc -version 1.7 -nosplit ../data/${rm_project_top}.synthesis.sdc
write_sdc -nosplit ../data/${rm_project_top}.synthesis.sdc
1
# If SAIF is used, write out SAIF name mapping file for PrimeTime-PX
saif_map -type ptpx -write_map ../reports/synthesis/${rm_project_top}_SAIF.namemap
Information: Writing SAIF name mapping information into the PT-PX name mapping file '../reports/synthesis/AES128_SAIF.namemap'. (PWR-636)
1
# ------------------------------------------------------------------------------
# Write reports
# ------------------------------------------------------------------------------
source ../scripts/reports.tcl
Warning: Timer is in zero interconnect delay mode. (TIM-177)
Information: Timer is not in zero interconnect delay mode. (TIM-176)
exit

Thank you...
