<paper id="1971823191"><title>Partitioning of logic graphs: A theoretical analysis of pin reduction</title><year>1970</year><authors><author org="IBM Thomas J. Watson Research Center Yorktown Heights, New York," id="2499330029">Robert B. Hitchcock</author></authors><n_citation>3</n_citation><doc_type>Conference</doc_type><references><reference>1970296212</reference><reference>2070501215</reference></references><venue id="1187904452" type="C">Design Automation Conference</venue><doi>10.1145/800160.805112</doi><keywords><keyword weight="0.0">Graph</keyword><keyword weight="0.46436">Discrete mathematics</keyword><keyword weight="0.43362">Computer science</keyword><keyword weight="0.50489">Partition (number theory)</keyword></keywords><publisher>ACM</publisher><abstract>Formulae are derived for the number of pins required by the average partition of a computer logic graph. These formulae are used to construct curves relating the number of pins required by a group of blocks in a graph with certain statistical properties to the number of blocks in the group. The average effect of the two factors which contribute to pin reduction is discussed.</abstract></paper>