{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465907913728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465907913728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 14:38:33 2016 " "Processing started: Tue Jun 14 14:38:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465907913728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465907913728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465907913728 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465907914384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward/forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forward/forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-rtl " "Found design unit 1: Forward-rtl" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-rtl " "Found design unit 1: WB-rtl" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/WB/WB.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915509 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/WB/WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile-rtl " "Found design unit 1: Regfile-rtl" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-rtl " "Found design unit 1: MEM-rtl" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Mem/MEM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915525 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Mem/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncache/instructioncache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructioncache/instructioncache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrCache-ins_cache_impl " "Found design unit 1: InstrCache-ins_cache_impl" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstructionCache/InstructionCache.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrCache " "Found entity 1: InstrCache" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstructionCache/InstructionCache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconst/instrcosnt.vhd 2 0 " "Found 2 design units, including 0 entities, in source file instrconst/instrcosnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrSet " "Found design unit 1: instrSet" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstrConst/InstrCosnt.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 instrSet-body " "Found design unit 2: instrSet-body" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/InstrConst/InstrCosnt.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_decode/if_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_decode/if_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_decode-rtl " "Found design unit 1: if_decode-rtl" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_decode " "Found entity 1: if_decode" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if/if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_jedinica-impl " "Found design unit 1: if_jedinica-impl" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/IF/if.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915587 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_jedinica " "Found entity 1: if_jedinica" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/IF/if.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex/ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex/ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exe-rtl " "Found design unit 1: Exe-rtl" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/EX/EX.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915603 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exe " "Found entity 1: Exe" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/EX/EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-impl " "Found design unit 1: Decode-impl" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915603 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacache/datacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datacache/datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataCache-rtl " "Found design unit 1: DataCache-rtl" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/DataCache/DataCache.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915618 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataCache " "Found entity 1: DataCache" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/DataCache/DataCache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465907915618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465907915618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "if_decode " "Elaborating entity \"if_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465907915759 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_wr if_decode.vhd(41) " "VHDL Signal Declaration warning at if_decode.vhd(41): used implicit default value for signal \"psw_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907915759 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_in if_decode.vhd(44) " "VHDL Signal Declaration warning at if_decode.vhd(44): used implicit default value for signal \"psw_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907915759 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brnch if_decode.vhd(62) " "Verilog HDL or VHDL warning at if_decode.vhd(62): object \"brnch\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465907915759 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flush_if if_decode.vhd(85) " "Verilog HDL or VHDL warning at if_decode.vhd(85): object \"flush_if\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465907915759 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flush_if_decode if_decode.vhd(86) " "VHDL Signal Declaration warning at if_decode.vhd(86): used implicit default value for signal \"flush_if_decode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907915759 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flush_id if_decode.vhd(89) " "VHDL Signal Declaration warning at if_decode.vhd(89): used implicit default value for signal \"flush_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907915759 "|if_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "if_jedinica if_jedinica:if_jedinica A:impl " "Elaborating entity \"if_jedinica\" using architecture \"A:impl\" for hierarchy \"if_jedinica:if_jedinica\"" {  } { { "if_decode/if_decode.vhd" "if_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907915837 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initial_PC if.vhd(41) " "VHDL Process Statement warning at if.vhd(41): signal \"initial_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/IF/if.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465907916243 "|if_decode|if_jedinica:if_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decode Decode:decode_jedinica A:impl " "Elaborating entity \"Decode\" using architecture \"A:impl\" for hierarchy \"Decode:decode_jedinica\"" {  } { { "if_decode/if_decode.vhd" "decode_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916243 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_rd Decode.vhd(66) " "VHDL Signal Declaration warning at Decode.vhd(66): used implicit default value for signal \"psw_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907916259 "|if_decode|Decode:decode_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Regfile Decode:decode_jedinica\|Regfile:regFile A:rtl " "Elaborating entity \"Regfile\" using architecture \"A:rtl\" for hierarchy \"Decode:decode_jedinica\|Regfile:regFile\"" {  } { { "Decode/Decode.vhd" "regFile" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Decode/Decode.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916259 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_out Regfile.vhd(32) " "VHDL Signal Declaration warning at Regfile.vhd(32): used implicit default value for signal \"psw_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "psw Regfile.vhd(59) " "VHDL Process Statement warning at Regfile.vhd(59): signal \"psw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "psw_in Regfile.vhd(62) " "VHDL Process Statement warning at Regfile.vhd(62): signal \"psw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers Regfile.vhd(70) " "VHDL Process Statement warning at Regfile.vhd(70): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers Regfile.vhd(73) " "VHDL Process Statement warning at Regfile.vhd(73): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers Regfile.vhd(45) " "VHDL Process Statement warning at Regfile.vhd(45): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "psw Regfile.vhd(45) " "VHDL Process Statement warning at Regfile.vhd(45): inferring latch(es) for signal or variable \"psw\", which holds its previous value in one or more paths through the process" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[31\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[30\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[29\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916306 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[28\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[27\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[26\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[25\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[24\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916322 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[23\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[22\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[21\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[20\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[19\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[18\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916337 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[17\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[16\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[15\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[14\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[13\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916353 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[12\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[11\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[10\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[9\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[8\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[7\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916368 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[6\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[5\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[4\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[3\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[2\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[1\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[0\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[1\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[2\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[3\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916384 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[4\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[5\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[6\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[7\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[8\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[9\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[10\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[11\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[12\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[13\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[14\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[15\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[16\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[17\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[18\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[19\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[20\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[21\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[22\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[23\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[24\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[25\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[26\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[27\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[28\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[29\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[30\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] Regfile.vhd(45) " "Inferred latch for \"registers\[0\]\[31\]\" at Regfile.vhd(45)" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Regfile/Regfile.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465907916400 "|if_decode|Decode:decode_jedinica|Regfile:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrCache InstrCache:instr_cache A:ins_cache_impl " "Elaborating entity \"InstrCache\" using architecture \"A:ins_cache_impl\" for hierarchy \"InstrCache:instr_cache\"" {  } { { "if_decode/if_decode.vhd" "instr_cache" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Exe Exe:exe_jedinica A:rtl " "Elaborating entity \"Exe\" using architecture \"A:rtl\" for hierarchy \"Exe:exe_jedinica\"" {  } { { "if_decode/if_decode.vhd" "exe_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916415 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr_out EX.vhd(43) " "VHDL Signal Declaration warning at EX.vhd(43): used implicit default value for signal \"instr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/EX/EX.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907916415 "|if_decode|Exe:exe_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MEM MEM:mem_jedinica A:rtl " "Elaborating entity \"MEM\" using architecture \"A:rtl\" for hierarchy \"MEM:mem_jedinica\"" {  } { { "if_decode/if_decode.vhd" "mem_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916431 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr_out MEM.vhd(38) " "VHDL Signal Declaration warning at MEM.vhd(38): used implicit default value for signal \"instr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Mem/MEM.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465907916431 "|if_decode|MEM:mem_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WB WB:wb_jedinica A:rtl " "Elaborating entity \"WB\" using architecture \"A:rtl\" for hierarchy \"WB:wb_jedinica\"" {  } { { "if_decode/if_decode.vhd" "wb_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataCache DataCache:data_cache A:rtl " "Elaborating entity \"DataCache\" using architecture \"A:rtl\" for hierarchy \"DataCache:data_cache\"" {  } { { "if_decode/if_decode.vhd" "data_cache" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Forward Forward:fwd A:rtl " "Elaborating entity \"Forward\" using architecture \"A:rtl\" for hierarchy \"Forward:fwd\"" {  } { { "if_decode/if_decode.vhd" "fwd" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 160 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465907916509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ind forward.vhd(39) " "Verilog HDL or VHDL warning at forward.vhd(39): object \"ind\" assigned a value but never read" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465907916556 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(58) " "VHDL Process Statement warning at forward.vhd(58): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465907916556 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(76) " "VHDL Process Statement warning at forward.vhd(76): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/Forward/forward.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465907916556 "|if_decode|Forward:fwd"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465907917289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465907918180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465907918180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465907919133 "|if_decode|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 10.6.2016/if_decode/if_decode.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465907919133 "|if_decode|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465907919133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465907919133 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465907919133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465907919133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465907919227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 14:38:39 2016 " "Processing ended: Tue Jun 14 14:38:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465907919227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465907919227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465907919227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465907919227 ""}
