$date
	Sun Oct 23 07:36:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#89270
b100 &
b100 %
1$
b100 !
1"
#89271
0"
#89274
b10 &
b10 %
#89278
b1 &
1#
b1 %
#89282
b0 &
b0 %
0#
0$
#1152131
b10010 !
1"
#1152134
b10010 &
b10010 %
1$
#1152135
0"
#1152138
b1001 &
b1001 %
#1152142
b11100 &
b11100 %
#1152146
b1110 &
b1110 %
#1152150
b111 &
b111 %
#1152154
b10110 &
b10110 %
#1152158
b1011 &
b1011 %
#1152162
b100010 &
b100010 %
#1152166
b10001 &
b10001 %
#1152170
b110100 &
b110100 %
#1152174
b11010 &
b11010 %
#1152178
b1101 &
b1101 %
#1152182
b101000 &
b101000 %
#1152186
b10100 &
b10100 %
#1152190
b1010 &
b1010 %
#1152194
b101 &
b101 %
#1152198
b10000 &
b10000 %
#1152202
b1000 &
b1000 %
#1152206
b100 &
b100 %
#1152210
b10 &
b10 %
#1152214
b1 &
1#
b1 %
#1152218
b0 &
b0 %
0#
0$
#2152669
b1000 !
1"
#2152670
b1000 &
b1000 %
1$
#2152671
0"
#2152674
b100 &
b100 %
#2152678
b10 &
b10 %
#2152682
b1 &
b1 %
1#
#2152686
b0 &
0#
b0 %
0$
#4500012
