<profile>

<section name = "Vivado HLS Report for 'mixer'" level="0">
<item name = "Date">Tue Aug 14 10:09:53 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">mixer</item>
<item name = "Solution">mixer</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Target initiation interval">1</item>
<item name = "Estimated clock period (ns)">4.85</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">31, 31, 6, 6, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 2532</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 54, 6269, 2371</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 166</column>
<column name="Register">-, -, 3273, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 25, 8, 9</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="mixer_AXILiteS_s_axi_U">mixer_AXILiteS_s_axi, 2, 0, 116, 110</column>
<column name="mixer_m_V_m_axi_U">mixer_m_V_m_axi, 2, 0, 537, 677</column>
<column name="mixer_mul_53ns_49bkb_U1">mixer_mul_53ns_49bkb, 0, 9, 464, 159</column>
<column name="mixer_mul_53ns_49bkb_U2">mixer_mul_53ns_49bkb, 0, 9, 464, 159</column>
<column name="mixer_mul_53ns_49bkb_U3">mixer_mul_53ns_49bkb, 0, 9, 464, 159</column>
<column name="mixer_mul_53ns_49bkb_U4">mixer_mul_53ns_49bkb, 0, 9, 464, 159</column>
<column name="mixer_mul_53ns_49bkb_U5">mixer_mul_53ns_49bkb, 0, 9, 464, 159</column>
<column name="mixer_mul_53ns_49bkb_U6">mixer_mul_53ns_49bkb, 0, 9, 464, 159</column>
<column name="mixer_sub_101ns_1cud_U7">mixer_sub_101ns_1cud, 0, 0, 472, 105</column>
<column name="mixer_sub_101ns_1cud_U8">mixer_sub_101ns_1cud, 0, 0, 472, 105</column>
<column name="mixer_sub_101ns_1cud_U9">mixer_sub_101ns_1cud, 0, 0, 472, 105</column>
<column name="mixer_sub_101ns_1cud_U10">mixer_sub_101ns_1cud, 0, 0, 472, 105</column>
<column name="mixer_sub_101ns_1cud_U11">mixer_sub_101ns_1cud, 0, 0, 472, 105</column>
<column name="mixer_sub_101ns_1cud_U12">mixer_sub_101ns_1cud, 0, 0, 472, 105</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mixer_mul_mul_16neOg_U14">mixer_mul_mul_16neOg, i0 * i1</column>
<column name="mixer_mul_mul_16sdEe_U13">mixer_mul_mul_16sdEe, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_11_1_fu_661_p2">+, 0, 0, 41, 34, 34</column>
<column name="p_Val2_11_2_fu_501_p2">+, 0, 0, 41, 34, 34</column>
<column name="p_Val2_11_6_fu_645_p2">+, 0, 0, 41, 34, 34</column>
<column name="p_Val2_14_1_fu_833_p2">+, 0, 0, 63, 56, 56</column>
<column name="p_Val2_14_2_fu_1107_p2">+, 0, 0, 63, 56, 56</column>
<column name="p_Val2_14_3_fu_1233_p2">+, 0, 0, 63, 56, 56</column>
<column name="p_Val2_14_4_fu_953_p2">+, 0, 0, 63, 56, 56</column>
<column name="p_Val2_14_5_fu_1331_p2">+, 0, 0, 63, 56, 56</column>
<column name="p_Val2_s_6_fu_999_p2">+, 0, 0, 63, 56, 56</column>
<column name="p_c_V_fu_295_p2">+, 0, 0, 25, 17, 18</column>
<column name="r_c_V_fu_383_p2">+, 0, 0, 25, 17, 18</column>
<column name="tmp_13_fu_529_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp_16_fu_257_p2">+, 0, 0, 23, 15, 16</column>
<column name="tmp_28_fu_580_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp_39_fu_344_p2">+, 0, 0, 23, 15, 16</column>
<column name="tmp_3_fu_322_p2">+, 0, 0, 23, 15, 16</column>
<column name="tmp_45_fu_455_p2">+, 0, 0, 23, 15, 16</column>
<column name="y_c_V_fu_421_p2">+, 0, 0, 25, 17, 18</column>
<column name="neg_ti1_fu_924_p2">-, 0, 0, 58, 1, 51</column>
<column name="neg_ti2_fu_793_p2">-, 0, 0, 58, 1, 51</column>
<column name="neg_ti3_fu_1073_p2">-, 0, 0, 58, 1, 51</column>
<column name="neg_ti4_fu_1153_p2">-, 0, 0, 58, 1, 51</column>
<column name="neg_ti9_fu_895_p2">-, 0, 0, 58, 1, 51</column>
<column name="neg_ti_fu_1279_p2">-, 0, 0, 58, 1, 51</column>
<column name="p_Val2_11_4_fu_629_p2">-, 0, 0, 41, 34, 34</column>
<column name="p_Val2_11_8_fu_551_p2">-, 0, 0, 41, 34, 34</column>
<column name="p_Val2_11_s_fu_567_p2">-, 0, 0, 41, 34, 34</column>
<column name="tmp_12_fu_477_p2">-, 0, 0, 40, 1, 33</column>
<column name="tmp_31_fu_584_p2">-, 0, 0, 40, 33, 33</column>
<column name="tmp_36_fu_605_p2">-, 0, 0, 40, 33, 33</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_662">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_672">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_682">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_692">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_702">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_709">and, 0, 0, 8, 1, 1</column>
<column name="grp_fu_235_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="tmp_1_fu_301_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="tmp_26_fu_1089_p2">icmp, 0, 0, 18, 19, 15</column>
<column name="tmp_27_1_fu_930_p2">icmp, 0, 0, 18, 19, 15</column>
<column name="tmp_27_2_fu_1215_p2">icmp, 0, 0, 18, 19, 15</column>
<column name="tmp_27_3_fu_1313_p2">icmp, 0, 0, 18, 19, 15</column>
<column name="tmp_27_4_fu_1079_p2">icmp, 0, 0, 18, 19, 15</column>
<column name="tmp_27_5_fu_1382_p2">icmp, 0, 0, 18, 19, 15</column>
<column name="tmp_5_fu_427_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 8, 1, 1</column>
<column name="tmp_19_fu_271_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_40_fu_397_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_46_fu_461_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_4_fu_360_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_51_fu_1203_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_52_fu_1038_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_54_fu_1301_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_55_fu_1370_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_56_fu_1175_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_57_fu_1403_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_Val2_15_1_fu_1042_p3">select, 0, 0, 16, 1, 16</column>
<column name="p_Val2_15_2_fu_1305_p3">select, 0, 0, 16, 1, 16</column>
<column name="p_Val2_15_3_fu_1374_p3">select, 0, 0, 16, 1, 16</column>
<column name="p_Val2_15_4_fu_1179_p3">select, 0, 0, 16, 1, 16</column>
<column name="p_Val2_15_5_fu_1407_p3">select, 0, 0, 16, 1, 16</column>
<column name="p_Val2_3_fu_1207_p3">select, 0, 0, 16, 1, 16</column>
<column name="phitmp_1_cast_fu_1031_p3">select, 0, 0, 15, 1, 1</column>
<column name="phitmp_2_cast_fu_1294_p3">select, 0, 0, 15, 1, 1</column>
<column name="phitmp_3_cast_fu_1363_p3">select, 0, 0, 15, 1, 1</column>
<column name="phitmp_4_cast_fu_1168_p3">select, 0, 0, 15, 1, 1</column>
<column name="phitmp_5_cast_fu_1396_p3">select, 0, 0, 15, 1, 1</column>
<column name="phitmp_cast_fu_1196_p3">select, 0, 0, 15, 1, 1</column>
<column name="tmp_14_fu_986_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_20_fu_820_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_22_fu_276_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_29_fu_1094_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_32_fu_1220_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_34_fu_940_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_37_fu_1318_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_41_fu_402_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_60_fu_917_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_61_fu_483_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_69_fu_786_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_77_fu_1066_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_7_fu_365_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_83_fu_1146_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_87_fu_888_p3">select, 0, 0, 51, 1, 51</column>
<column name="tmp_91_fu_1272_p3">select, 0, 0, 51, 1, 51</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_V_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_V_WREADY">9, 2, 1, 2</column>
<column name="m_V_WDATA">38, 7, 16, 112</column>
<column name="m_V_blk_n_AW">9, 2, 1, 2</column>
<column name="m_V_blk_n_B">9, 2, 1, 2</column>
<column name="m_V_blk_n_W">9, 2, 1, 2</column>
<column name="regs_in_V_address0">27, 5, 2, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_V_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_49_reg_1628">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_61_reg_1568">16, 0, 16, 0</column>
<column name="ap_reg_pp0_iter2_tmp_64_reg_1583">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_72_reg_1664">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_80_reg_1675">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_95_reg_1617">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_99_reg_1686">1, 0, 1, 0</column>
<column name="mul1_reg_1727">101, 0, 101, 0</column>
<column name="mul2_reg_1702">101, 0, 101, 0</column>
<column name="mul3_reg_1717">101, 0, 101, 0</column>
<column name="mul4_reg_1752">101, 0, 101, 0</column>
<column name="mul5_reg_1797">101, 0, 101, 0</column>
<column name="mul_reg_1853">101, 0, 101, 0</column>
<column name="neg_mul1_reg_1767">101, 0, 101, 0</column>
<column name="neg_mul2_reg_1737">101, 0, 101, 0</column>
<column name="neg_mul3_reg_1832">101, 0, 101, 0</column>
<column name="neg_mul4_reg_1762">101, 0, 101, 0</column>
<column name="neg_mul5_reg_1894">101, 0, 101, 0</column>
<column name="neg_mul_reg_1940">101, 0, 101, 0</column>
<column name="neg_ti1_reg_1822">51, 0, 51, 0</column>
<column name="neg_ti2_reg_1747">51, 0, 51, 0</column>
<column name="neg_ti3_reg_1889">51, 0, 51, 0</column>
<column name="neg_ti4_reg_1930">51, 0, 51, 0</column>
<column name="neg_ti9_reg_1812">51, 0, 51, 0</column>
<column name="neg_ti_reg_1976">51, 0, 51, 0</column>
<column name="p_Val2_11_1_reg_1681">34, 0, 34, 0</column>
<column name="p_Val2_11_2_reg_1578">18, 0, 34, 16</column>
<column name="p_Val2_11_4_reg_1659">34, 0, 34, 0</column>
<column name="p_Val2_11_6_reg_1670">34, 0, 34, 0</column>
<column name="p_Val2_11_8_reg_1612">18, 0, 34, 16</column>
<column name="p_Val2_11_s_reg_1623">34, 0, 34, 0</column>
<column name="p_Val2_14_1_reg_1781">56, 0, 56, 0</column>
<column name="p_Val2_14_2_reg_1909">56, 0, 56, 0</column>
<column name="p_Val2_14_3_reg_1955">56, 0, 56, 0</column>
<column name="p_Val2_14_4_reg_1837">56, 0, 56, 0</column>
<column name="p_Val2_14_5_reg_1991">56, 0, 56, 0</column>
<column name="p_Val2_15_1_reg_1879">16, 0, 16, 0</column>
<column name="p_Val2_15_2_reg_1981">16, 0, 16, 0</column>
<column name="p_Val2_15_3_reg_2007">16, 0, 16, 0</column>
<column name="p_Val2_15_4_reg_1935">16, 0, 16, 0</column>
<column name="p_Val2_15_5_reg_2017">16, 0, 16, 0</column>
<column name="p_Val2_3_reg_1945">16, 0, 16, 0</column>
<column name="p_Val2_7_cast_reg_1589">18, 0, 33, 15</column>
<column name="p_Val2_s_6_reg_1863">56, 0, 56, 0</column>
<column name="p_c_V_reg_1474">17, 0, 18, 1</column>
<column name="p_shl_cast_reg_1555">18, 0, 34, 16</column>
<column name="r_c_V_reg_1533">17, 0, 18, 1</column>
<column name="reg_231">16, 0, 16, 0</column>
<column name="regs_in_V_load_3_reg_1512">16, 0, 16, 0</column>
<column name="regs_in_V_load_reg_1444">16, 0, 16, 0</column>
<column name="scaled_power_V_1_reg_1786">19, 0, 19, 0</column>
<column name="scaled_power_V_2_reg_1914">19, 0, 19, 0</column>
<column name="scaled_power_V_3_reg_1960">19, 0, 19, 0</column>
<column name="scaled_power_V_4_reg_1842">19, 0, 19, 0</column>
<column name="scaled_power_V_5_reg_1996">19, 0, 19, 0</column>
<column name="scaled_power_V_reg_1868">19, 0, 19, 0</column>
<column name="tmp_101_reg_1858">33, 0, 33, 0</column>
<column name="tmp_102_reg_2001">1, 0, 1, 0</column>
<column name="tmp_10_reg_1436">1, 0, 1, 0</column>
<column name="tmp_11_cast_reg_1549">33, 0, 33, 0</column>
<column name="tmp_12_reg_1563">17, 0, 33, 16</column>
<column name="tmp_13_reg_1596">33, 0, 33, 0</column>
<column name="tmp_16_reg_1464">13, 0, 16, 3</column>
<column name="tmp_18_cast_reg_1573">18, 0, 34, 16</column>
<column name="tmp_1_reg_1492">1, 0, 1, 0</column>
<column name="tmp_21_cast_reg_1772">16, 0, 56, 40</column>
<column name="tmp_25_reg_1479">1, 0, 1, 0</column>
<column name="tmp_26_reg_1904">1, 0, 1, 0</column>
<column name="tmp_27_1_reg_1827">1, 0, 1, 0</column>
<column name="tmp_27_2_reg_1950">1, 0, 1, 0</column>
<column name="tmp_27_3_reg_1986">1, 0, 1, 0</column>
<column name="tmp_27_4_reg_1899">1, 0, 1, 0</column>
<column name="tmp_27_5_reg_2012">1, 0, 1, 0</column>
<column name="tmp_27_cast_reg_1606">33, 0, 33, 0</column>
<column name="tmp_28_reg_1634">33, 0, 33, 0</column>
<column name="tmp_2_reg_1451">1, 0, 1, 0</column>
<column name="tmp_31_reg_1639">33, 0, 33, 0</column>
<column name="tmp_36_reg_1649">33, 0, 33, 0</column>
<column name="tmp_39_reg_1507">13, 0, 16, 3</column>
<column name="tmp_3_reg_1497">13, 0, 16, 3</column>
<column name="tmp_43_reg_1519">1, 0, 1, 0</column>
<column name="tmp_47_reg_1527">32, 0, 33, 1</column>
<column name="tmp_49_reg_1628">1, 0, 1, 0</column>
<column name="tmp_58_reg_1732">33, 0, 33, 0</column>
<column name="tmp_59_reg_1817">51, 0, 51, 0</column>
<column name="tmp_5_reg_1544">1, 0, 1, 0</column>
<column name="tmp_61_reg_1568">16, 0, 16, 0</column>
<column name="tmp_62_reg_1873">1, 0, 1, 0</column>
<column name="tmp_64_reg_1583">1, 0, 1, 0</column>
<column name="tmp_67_reg_1707">33, 0, 33, 0</column>
<column name="tmp_68_reg_1742">51, 0, 51, 0</column>
<column name="tmp_6_reg_1502">1, 0, 1, 0</column>
<column name="tmp_70_reg_1791">1, 0, 1, 0</column>
<column name="tmp_72_reg_1664">1, 0, 1, 0</column>
<column name="tmp_75_reg_1757">33, 0, 33, 0</column>
<column name="tmp_76_reg_1884">51, 0, 51, 0</column>
<column name="tmp_78_reg_1919">1, 0, 1, 0</column>
<column name="tmp_80_reg_1675">1, 0, 1, 0</column>
<column name="tmp_82_reg_1925">51, 0, 51, 0</column>
<column name="tmp_86_reg_1807">51, 0, 51, 0</column>
<column name="tmp_90_reg_1971">51, 0, 51, 0</column>
<column name="tmp_93_reg_1802">33, 0, 33, 0</column>
<column name="tmp_94_reg_1965">1, 0, 1, 0</column>
<column name="tmp_95_reg_1617">1, 0, 1, 0</column>
<column name="tmp_97_reg_1722">33, 0, 33, 0</column>
<column name="tmp_98_reg_1847">1, 0, 1, 0</column>
<column name="tmp_99_reg_1686">1, 0, 1, 0</column>
<column name="tmp_9_reg_1459">1, 0, 1, 0</column>
<column name="y_c_V_reg_1539">17, 0, 18, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, mixer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, mixer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, mixer, return value</column>
<column name="m_axi_m_V_AWVALID">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWREADY">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWADDR">out, 32, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWID">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWLEN">out, 8, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWSIZE">out, 3, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWBURST">out, 2, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWLOCK">out, 2, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWCACHE">out, 4, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWPROT">out, 3, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWQOS">out, 4, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWREGION">out, 4, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_AWUSER">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_WVALID">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_WREADY">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_WDATA">out, 32, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_WSTRB">out, 4, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_WLAST">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_WID">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_WUSER">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARVALID">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARREADY">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARADDR">out, 32, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARID">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARLEN">out, 8, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARSIZE">out, 3, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARBURST">out, 2, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARLOCK">out, 2, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARCACHE">out, 4, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARPROT">out, 3, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARQOS">out, 4, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARREGION">out, 4, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_ARUSER">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_RVALID">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_RREADY">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_RDATA">in, 32, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_RLAST">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_RID">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_RUSER">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_RRESP">in, 2, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_BVALID">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_BREADY">out, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_BRESP">in, 2, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_BID">in, 1, m_axi, m_V, pointer</column>
<column name="m_axi_m_V_BUSER">in, 1, m_axi, m_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.85</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_63', mixer.cpp:79">bitconcatenate, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'sext3_cast', mixer.cpp:79">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'mul2', mixer.cpp:79">mul, 4.85, 4.85, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
