#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 09 11:20:41 2017
# Process ID: 12248
# Current directory: C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1444 C:\Users\11401393\Desktop\bachelorproef\VivadoHLS\Demo\ZevensegBD\ZevensegBD.xpr
# Log file: C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/vivado.log
# Journal file: C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/Zevenseg/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Zevenseg_0_1

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 783.094 ; gain = 143.148
open_bd_design {C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:hls:Zevenseg:1.0 - Zevenseg_0
Successfully read diagram <design_1> from BD file <C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 795.879 ; gain = 12.785
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Zevenseg:1.0 [get_ips  design_1_Zevenseg_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Zevenseg_0_1 (Zevenseg 1.0) from revision 1704121941 to revision 1705091120
Wrote  : <C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Zevenseg_0_1] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
VHDL Output written to : C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zevenseg_0 .
Exporting to file C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue May 09 11:21:46 2017] Launched design_1_Zevenseg_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_Zevenseg_0_1_synth_1: C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.runs/design_1_Zevenseg_0_1_synth_1/runme.log
synth_1: C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.runs/synth_1/runme.log
[Tue May 09 11:21:46 2017] Launched impl_1...
Run output will be captured here: C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/ZevensegBD/ZevensegBD.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 09 11:28:01 2017...
