/*!
 * @skip  $ld:$
 * @file  f_rrh_reg_cpri.h
 * @brief レジスタアドレス定義ヘッダ(CPRI)
 * @date  2015/3/27 FJT) Taniguchi
 * @date  2015/10/30 ALPHA) Murakami modify for M-RRU-ZSYS-01812
 * @date  2015/11/12 ALPHA)ueda modify for TDD-RRE(zynq)
 *
 * All Rights Reserved, Copyright (C) FUJITSU LIMITED 2015
 */

/*!
 * @addtogroup RRH_RRH
 * @{
 */
#ifndef F_RRH_REG_CPRI_H
#define F_RRH_REG_CPRI_H

/*!
 * @name CPRIレジスタアドレス
 * @note CPRIレジスタアドレス
 * @{
 */
#if defined (OPT_RRH_ARCH_A10)
#define D_RRH_REG_CPRI_CPRXCW				0xD1000000
#define D_RRH_REG_CPRI_CPSTAT				0xD1000004
#define D_RRH_REG_CPRI_CPTRANS				0xD1000008
#define D_RRH_REG_CPRI_CPFSET				0xD100000C
#define D_RRH_REG_CPRI_CPSTAB				0xD1000010
#define D_RRH_REG_CPRI_L1DNTIM				0xD1000014
#define D_RRH_REG_CPRI_CPRXSEED				0xD100001C
#define D_RRH_REG_CPRI_CPRXRRHMD			0xD1000020
#define D_RRH_REG_CPRI_CPRXRTD				0xD1000030
#define D_RRH_REG_CPRI_CPRXRRHALM			0xD1000034
#define D_RRH_REG_CPRI_CPTXCW				0xD1000080
#define D_RRH_REG_CPRI_CPTXSEED				0xD1000084
#define D_RRH_REG_CPRI_CPTXRRHMD			0xD1000088
#define D_RRH_REG_CPRI_CPTXVSEN				0xD100008C
#define D_RRH_REG_CPRI_ENHTXCWEN			0xD10000A0
#define D_RRH_REG_CPRI_ENHTXCW0				0xD10000B0
#define D_RRH_REG_CPRI_ENHTXCW1				0xD10000B4
#define D_RRH_REG_CPRI_ENHTXCW2				0xD10000B8
#define D_RRH_REG_CPRI_ENHTXCW3				0xD10000BC
#define D_RRH_REG_CPRI_CPERR				0xD1000100
#define D_RRH_REG_CPRI_CPMSK				0xD1000104
#define D_RRH_REG_CPRI_LOSNUM				0xD1000108
#define D_RRH_REG_CPRI_RL1MNT				0xD1000110
#define D_RRH_REG_CPRI_CPRESTAT				0xD1000114
#define D_RRH_REG_CPRI_CPSTCHG				0xD1000118
#define D_RRH_REG_CPRI_CPST					0xD1000120
#define D_RRH_REG_CPRI_CPSYNC				0xD1000124
#define D_RRH_REG_CPRI_CPLBR				0xD1000200
#define D_RRH_REG_CPRI_CPMODE				0xD1000204
#define D_RRH_REG_CPRI_SFPCNT				0xD1000208

#elif defined (OPT_RRH_ARCH_ZYNQ)
#define D_RRH_REG_CPRI_CPRXCW				0x81000000
#define D_RRH_REG_CPRI_CPSTAT				0x81000004
#define D_RRH_REG_CPRI_CPTRANS				0x81000008
#define D_RRH_REG_CPRI_CPFSET				0x8100000C
#define D_RRH_REG_CPRI_CPSTAB				0x81000010
#define D_RRH_REG_CPRI_L1DNTIM				0x81000014
#define D_RRH_REG_CPRI_L1RSTWAIT			0x81000018
#define D_RRH_REG_CPRI_CPRXSEED				0x8100001C
#define D_RRH_REG_CPRI_CPRXRRHMD1			0x81000020
#define D_RRH_REG_CPRI_CPRXRRHMD2			0x81000024
#define D_RRH_REG_CPRI_CPRXRRHMD3			0x81000028
#define D_RRH_REG_CPRI_CPRXRRHMD4			0x8100002C
#define D_RRH_REG_CPRI_CPRXRTD				0x81000030
#define D_RRH_REG_CPRI_CPRXRRHALM			0x81000034
#define D_RRH_REG_CPRI_CPRXCRCNG			0x81000038
#define D_RRH_REG_CPRI_CASSTAB				0x81000050
#define D_RRH_REG_CPRI_CPTXCW				0x81000080
#define D_RRH_REG_CPRI_CPTXSEED				0x81000084
#define D_RRH_REG_CPRI_CPTXRRHMD			0x81000088
#define D_RRH_REG_CPRI_CPTXVSEN				0x8100008C
#define D_RRH_REG_CPRI_CPTXRRHMD1			0x81000090
#define D_RRH_REG_CPRI_CPTXRRHMD2			0x81000094
#define D_RRH_REG_CPRI_CPTXRRHMD3			0x81000098
#define D_RRH_REG_CPRI_CPTXRRHMD4			0x8100009C
#define D_RRH_REG_CPRI_ENHTXCWEN			0x810000A0
#define D_RRH_REG_CPRI_ENHTXCW0				0x810000B0
#define D_RRH_REG_CPRI_ENHTXCW1				0x810000B4
#define D_RRH_REG_CPRI_ENHTXCW2				0x810000B8
#define D_RRH_REG_CPRI_ENHTXCW3				0x810000BC
#define D_RRH_REG_CPRI_CPERR				0x81000100
#define D_RRH_REG_CPRI_CPMSK				0x81000104
#define D_RRH_REG_CPRI_LOSNUM				0x81000108
#define D_RRH_REG_CPRI_RL1MNT				0x81000110
#define D_RRH_REG_CPRI_CPRESTAT				0x81000114
#define D_RRH_REG_CPRI_CPSTCHG				0x81000118
#define D_RRH_REG_CPRI_CPST					0x81000120
#define D_RRH_REG_CPRI_CPSYNC				0x81000124
#define D_RRH_REG_CPRI_PHYRSTST         	0x81000180  /* 2020/12/29 M&C) Merge 4G FHM src (add)    */
//#define D_RRH_REG_CPRI_CPLBR				0x81000200  /* 2020/12/29 M&C) Merge 4G FHM src (delete) */
#define D_RRH_REG_CPRI_CPMODE				0x81000200  /* 2020/12/29 M&C) Merge 4G FHM src (modify) */
#define D_RRH_REG_CPRI_SFPCNT				0x81000204  /* 2020/12/29 M&C) Merge 4G FHM src (modify) */
#define D_RRH_REG_CPRI_PHYCNT           	0x81000280  /* 2020/12/29 M&C) Merge 4G FHM src (add)    */
#define D_RRH_REG_CPRI_FRCKEN				0x81000210
#define D_RRH_REG_CPRI_EPLLCKSEL			0x81000214
#define D_RRH_REG_CPRI_CPPMODE				0x81000220
/* 2020/12/29 M&C) Merge 4G FHM src (start add) */
#define D_RRH_REG_CPRI_PHYDBG           	0x81000290
#define D_RRH_REG_CPRI_PHYMON           	0x81000294
#define D_RRH_REG_CPRI_CPRTDLY          	0x81000300
#define D_RRH_REG_CPRI_CPRXJB           	0x81000310
#define D_RRH_REG_CPRI_CPTXJB           	0x81000314
#define D_RRH_REG_CPRI_CPFERRMODE       	0x810007E0
#define D_RRH_REG_CPRI_CPGTXST          	0x810007F0
#define D_RRH_REG_CPRI_DBGERR           	0x810007FC
/* 2020/12/29 M&C) Merge 4G FHM src (end add) */
#define D_RRH_REG_CPRI_CMRXMODE				0x810027E0
#define D_RRH_REG_CPRI_DLULPH				0x81003700

/* 2020/12/29 M&C) Merge 4G FHM src (start add) */
#define	D_RRH_REG_CPHYM_RATE1				0x8001000C
#define	D_RRH_REG_CPHYM_RATE2				0x80010198
#define	D_RRH_REG_CPHYM_RATE3				0x8001018C
#define	D_RRH_REG_CPHYM_RATE4				0x8001009C
#define	D_RRH_REG_CPHYM_RATE5				0x80010040
#define	D_RRH_REG_CPHYM_RATE6				0x800102B4
#define	D_RRH_REG_CPHYM_RATE7				0x800101E8
#define	D_RRH_REG_CPHYM_RATE8				0x80010214
#define	D_RRH_REG_CPHYM_RATE9				0x800101F0

#define	D_RRH_REG_CPHYM_RATE1RE				0x8002000C
#define	D_RRH_REG_CPHYM_RATE2RE				0x80020198
#define	D_RRH_REG_CPHYM_RATE3RE				0x8002018C
#define	D_RRH_REG_CPHYM_RATE4RE				0x8002009C
#define	D_RRH_REG_CPHYM_RATE5RE				0x80020040
#define	D_RRH_REG_CPHYM_RATE6RE				0x800202B4
#define	D_RRH_REG_CPHYM_RATE7RE				0x800201E8
#define	D_RRH_REG_CPHYM_RATE8RE				0x80020214
#define	D_RRH_REG_CPHYM_RATE9RE				0x800201F0

#define	D_RRH_REG_CPRTDLY1					0x81001300
#define	D_RRH_REG_CPRTDLY15					0x81008300
/* 2020/12/29 M&C) Merge 4G FHM src (end add) */

/* CascadeRRE Secondary */
#define D_RRH_REG_CPRIS_CPRXCW				0x81001000
#define D_RRH_REG_CPRIS_CPSTAT				0x81001004
#define D_RRH_REG_CPRIS_CPTRANS				0x81001008
#define D_RRH_REG_CPRIS_CPFSET				0x8100100C
#define D_RRH_REG_CPRIS_CPSTAB				0x81001010
#define D_RRH_REG_CPRIS_L1DNTIM				0x81001014
#define D_RRH_REG_CPRIS_L1RSTWAIT			0x81001018
#define D_RRH_REG_CPRIS_CPRXSEED			0x8100101C
#define D_RRH_REG_CPRIS_CPRXRRHMD1			0x81001020
#define D_RRH_REG_CPRIS_CPRXRRHMD2			0x81001024
#define D_RRH_REG_CPRIS_CPRXRRHMD3			0x81001028
#define D_RRH_REG_CPRIS_CPRXRRHMD4			0x8100102C
#define D_RRH_REG_CPRIS_CPRXRTD				0x81001030
#define D_RRH_REG_CPRIS_CPRXRRHALM			0x81001034
#define D_RRH_REG_CPRIS_CPRXCRCNG			0x81001038
#define D_RRH_REG_CPRIS_CASSTAB				0x81001050
#define D_RRH_REG_CPRIS_CPTXCW				0x81001080
#define D_RRH_REG_CPRIS_CPTXSEED			0x81001084
#define D_RRH_REG_CPRIS_CPTXRRHMD			0x81001088
#define D_RRH_REG_CPRIS_CPTXVSEN			0x8100108C
#define D_RRH_REG_CPRIS_CPTXRRHMD1			0x81001090
#define D_RRH_REG_CPRIS_CPTXRRHMD2			0x81001094
#define D_RRH_REG_CPRIS_CPTXRRHMD3			0x81001098
#define D_RRH_REG_CPRIS_CPTXRRHMD4			0x8100109C
#define D_RRH_REG_CPRIS_ENHTXCWEN			0x810010A0
#define D_RRH_REG_CPRIS_ENHTXCW0			0x810010B0
#define D_RRH_REG_CPRIS_ENHTXCW1			0x810010B4
#define D_RRH_REG_CPRIS_ENHTXCW2			0x810010B8
#define D_RRH_REG_CPRIS_ENHTXCW3			0x810010BC
#define D_RRH_REG_CPRIS_CPERR				0x81001100
#define D_RRH_REG_CPRIS_CPMSK				0x81001104
#define D_RRH_REG_CPRIS_LOSNUM				0x81001108
#define D_RRH_REG_CPRIS_RL1MNT				0x81001110
#define D_RRH_REG_CPRIS_CPRESTAT			0x81001114
#define D_RRH_REG_CPRIS_CPSTCHG				0x81001118
#define D_RRH_REG_CPRIS_CPST				0x81001120
#define D_RRH_REG_CPRIS_CPSYNC				0x81001124
#define D_RRH_REG_CPRIS_CPLBR				0x81001200
#define D_RRH_REG_CPRIS_CPMODE				0x81001204
#define D_RRH_REG_CPRIS_SFPCNT				0x81001208
#define D_RRH_REG_CPRIS_FRCKEN				0x81001210
#define D_RRH_REG_CPRIS_EPLLCKSEL			0x81001214

/*!
 * @name レジスタ設定値
 * @note レジスタ設定値
 * @{
 */
/* CPSTAT */
#define D_RRH_CPRI_CPSTAT_MASK					0x00000007

/* CPTXCW */
#define D_RRH_CPRI_CPTXCW_PROTOCOL_VER_ONBIT	0x01000000
#define D_RRH_CPRI_CPTXCW_PROTOCOL_VER_OFFBIT	0xFE000000
#define D_RRH_CPRI_CPTXCW_HDLC_RATE_ONBIT		0x00040000
#define D_RRH_CPRI_CPTXCW_HDLC_RATE_OFFBIT		0x00030000

/* CPLBR */
#define D_RRH_CPRI_CPLBR_LINE_BITRATE_49G		0x00000001
#define D_RRH_CPRI_CPLBR_LINE_BITRATE_98G		0x00000002

/* SFPCNT */
#define D_RRH_CPRI_SFPCNT_STARTUP_BIT			D_RRH_VAL_SHIFT_L(1, 2)
#define D_RRH_CPRI_SFPCNT_STARTUP_ENABLE		0x00000004
#define D_RRH_CPRI_SFPCNT_STARTUP_DISABLE		0x00000000
#define D_RRH_CPRI_SFPCNT_OUTPUT_AUTO_OFFBIT	0x00000003
#define D_RRH_CPRI_SFPCNT_OUTPUT_ENABLE_ONBIT	0x00000002
#define D_RRH_CPRI_SFPCNT_OUTPUT_ENABLE_OFFBIT	0x00000001

/* CPTXCW */
#define D_RRH_CPRIS_CPTXCW_INBAND_RST			0x00008100

/* @} */

#else
#endif
/* @} */

/* 2020/12/29 M&C) Merge 4G FHM src (start add) */
/*!
 * @name CPRIレジスタアドレス算出マクロ
 * @note D_RRH_CPRINO_REC, D_RRH_CPRINO_RE1 ... のマクロを引数に渡してください
 * @{
 */
#define M_RRH_REG_CPRI_GETADR(cprino, ofs) (UINT)((D_RRH_CPRINO_REC==cprino) ? ofs : (ofs+0x1000+(0x800*(cprino-1))))
#define M_RRH_REG_CPRI_CPRXCW( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPRXCW         )
#define M_RRH_REG_CPRI_CPSTAT( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPSTAT         )
#define M_RRH_REG_CPRI_CPTRANS( cprino )      M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPTRANS        )
#define M_RRH_REG_CPRI_CPFSET( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPFSET         )
#define M_RRH_REG_CPRI_CPSTAB( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPSTAB         )
#define M_RRH_REG_CPRI_L1DNTIM( cprino )      M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_L1DNTIM        )
#define M_RRH_REG_CPRI_L1RSTWAIT( cprino )    M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_L1RSTWAIT      )
#define M_RRH_REG_CPRI_CPRXSEED( cprino )     M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPRXSEED       )
#define M_RRH_REG_CPRI_CASSTAB( cprino )      M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CASSTAB        )
#define M_RRH_REG_CPRI_CPTXCW( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPTXCW         )
#define M_RRH_REG_CPRI_CPTXSEED( cprino )     M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPTXSEED       )
#define M_RRH_REG_CPRI_CPERR( cprino )        M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPERR          )
#define M_RRH_REG_CPRI_CPMSK( cprino )        M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPMSK          )
#define M_RRH_REG_CPRI_LOSNUM( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_LOSNUM         )
#define M_RRH_REG_CPRI_RL1MNT( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_RL1MNT         )
#define M_RRH_REG_CPRI_CPRESTAT( cprino )     M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPRESTAT       )
#define M_RRH_REG_CPRI_CPSTCHG( cprino )      M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPSTCHG        )
#define M_RRH_REG_CPRI_CPST( cprino )         M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPST           )
#define M_RRH_REG_CPRI_CPSYNC( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPSYNC         )
#define M_RRH_REG_CPRI_PHYRSTST( cprino )     M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_PHYRSTST       )
#define M_RRH_REG_CPRI_CPMODE( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPMODE         )
#define M_RRH_REG_CPRI_SFPCNT( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_SFPCNT         )
#define M_RRH_REG_CPRI_PHYCNT( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_PHYCNT         )
#define M_RRH_REG_CPRI_PHYDBG( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_PHYDBG         )
#define M_RRH_REG_CPRI_PHYMON( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_PHYMON         )
#define M_RRH_REG_CPRI_CPRTDLY( cprino )      M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPRTDLY        )
#define M_RRH_REG_CPRI_CPRXJB( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPRXJB         )
#define M_RRH_REG_CPRI_CPTXJB( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPTXJB         )
#define M_RRH_REG_CPRI_CPFERRMODE( cprino )   M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPFERRMODE     )
#define M_RRH_REG_CPRI_CPGTXST( cprino )      M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_CPGTXST        )
#define M_RRH_REG_CPRI_DBGERR( cprino )       M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_DBGERR         )

#define M_RRH_REG_CPHYM_RATE_GETADR(cprino, ofs) (UINT)((D_RRH_CPRINO_REC==cprino) ? ofs : (ofs+0x10000+(0x800*(cprino-1))))
#define	M_RRH_REG_CPHYM_RATE1(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE1         )
#define	M_RRH_REG_CPHYM_RATE2(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE2         )
#define	M_RRH_REG_CPHYM_RATE3(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE3         )
#define	M_RRH_REG_CPHYM_RATE4(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE4         )
#define	M_RRH_REG_CPHYM_RATE5(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE5         )
#define	M_RRH_REG_CPHYM_RATE6(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE6         )
#define	M_RRH_REG_CPHYM_RATE7(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE7         )
#define	M_RRH_REG_CPHYM_RATE8(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE8         )
#define	M_RRH_REG_CPHYM_RATE9(cprino)		M_RRH_REG_CPHYM_RATE_GETADR( cprino, D_RRH_REG_CPHYM_RATE9         )

#define	M_RRH_REG_CPRI_PHYCNT(cprino)		M_RRH_REG_CPRI_GETADR( cprino, D_RRH_REG_CPRI_PHYCNT         )

#define M_RRH_REG_CPRI_CPRXCW_VER		0xFF000000
#define M_RRH_REG_CPRI_CPRXCW_STUP		0x00070000
#define M_RRH_REG_CPRI_CPTXCW_VER		0xFF000000
#define M_RRH_REG_CPRI_CPTXCW_STUP		0x00070000

#define M_RRH_REG_CPRTDLY(cprino) (UINT)((cprino <= D_RRH_CPRINO_RE16) ? D_RRH_REG_CPRTDLY1 + (0x0800*(cprino-1)) : D_RRH_REG_CPRTDLY15 + (0x0400*(cprino-1)) )
/** @} */
/* 2020/12/29 M&C) Merge 4G FHM src (start end) */
#endif
/* @} */
