// Seed: 4276028705
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    input id_3,
    input reg id_4
);
  assign id_1 = id_4;
  initial begin
    id_1 <= 1'b0;
    if (1) begin
      SystemTFIdentifier;
      id_1 = 1 <-> id_2 == 1;
    end else if (id_2) id_1 <= 1;
    id_1 = !id_3;
    id_1 <= 1'b0 && id_4;
    id_1 = 1 ^ 'b0 & 1'b0;
  end
endmodule
