--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sakura_g_aes128.twx sakura_g_aes128.ncd -o
sakura_g_aes128.twr sakura_g_aes128.pcf

Design file:              sakura_g_aes128.ncd
Physical constraint file: sakura_g_aes128.pcf
Device,package,speed:     xc6slx75,csg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 41.667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1282421095072 paths analyzed, 11988 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  32.390ns.
--------------------------------------------------------------------------------

Paths for end point MontgomeryMultiplier_dut/first_box/m_temp_reg_26 (SLICE_X54Y56.C4), 28419987 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_26 (FF)
  Requirement:          41.667ns
  Data Path Delay:      32.312ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (0.857 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN0    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_0
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P9        Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X54Y56.C4      net (fanout=4)        4.781   MontgomeryMultiplier_dut/first_box/mult_out_1<26>
    SLICE_X54Y56.CLK     Tas                   0.221   MontgomeryMultiplier_dut/last_s_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/mult_out_1<26>_rt
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     32.312ns (17.241ns logic, 15.071ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_26 (FF)
  Requirement:          41.667ns
  Data Path Delay:      32.312ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (0.857 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN9    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_9
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P9        Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X54Y56.C4      net (fanout=4)        4.781   MontgomeryMultiplier_dut/first_box/mult_out_1<26>
    SLICE_X54Y56.CLK     Tas                   0.221   MontgomeryMultiplier_dut/last_s_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/mult_out_1<26>_rt
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     32.312ns (17.241ns logic, 15.071ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_26 (FF)
  Requirement:          41.667ns
  Data Path Delay:      32.312ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (0.857 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN1    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_1
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P9        Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X54Y56.C4      net (fanout=4)        4.781   MontgomeryMultiplier_dut/first_box/mult_out_1<26>
    SLICE_X54Y56.CLK     Tas                   0.221   MontgomeryMultiplier_dut/last_s_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/mult_out_1<26>_rt
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     32.312ns (17.241ns logic, 15.071ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point MontgomeryMultiplier_dut/first_box/m_temp_reg_29 (SLICE_X57Y60.BX), 28419987 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_29 (FF)
  Requirement:          41.667ns
  Data Path Delay:      31.780ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.864 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN0    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_0
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P12       Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X57Y60.BX      net (fanout=4)        4.356   MontgomeryMultiplier_dut/first_box/mult_out_1<29>
    SLICE_X57Y60.CLK     Tdick                 0.114   MontgomeryMultiplier_dut/first_box/m_temp_reg<31>
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     31.780ns (17.134ns logic, 14.646ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_29 (FF)
  Requirement:          41.667ns
  Data Path Delay:      31.780ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.864 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN9    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_9
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P12       Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X57Y60.BX      net (fanout=4)        4.356   MontgomeryMultiplier_dut/first_box/mult_out_1<29>
    SLICE_X57Y60.CLK     Tdick                 0.114   MontgomeryMultiplier_dut/first_box/m_temp_reg<31>
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     31.780ns (17.134ns logic, 14.646ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_29 (FF)
  Requirement:          41.667ns
  Data Path Delay:      31.780ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.864 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN1    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_1
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P12       Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X57Y60.BX      net (fanout=4)        4.356   MontgomeryMultiplier_dut/first_box/mult_out_1<29>
    SLICE_X57Y60.CLK     Tdick                 0.114   MontgomeryMultiplier_dut/first_box/m_temp_reg<31>
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     31.780ns (17.134ns logic, 14.646ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point MontgomeryMultiplier_dut/first_box/m_temp_reg_25 (SLICE_X54Y56.B4), 28419987 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_25 (FF)
  Requirement:          41.667ns
  Data Path Delay:      31.708ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (0.857 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN0    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_0
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P8        Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X54Y56.B4      net (fanout=4)        4.177   MontgomeryMultiplier_dut/first_box/mult_out_1<25>
    SLICE_X54Y56.CLK     Tas                   0.221   MontgomeryMultiplier_dut/last_s_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/mult_out_1<25>_rt
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     31.708ns (17.241ns logic, 14.467ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_25 (FF)
  Requirement:          41.667ns
  Data Path Delay:      31.708ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (0.857 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN9    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_9
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P8        Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X54Y56.B4      net (fanout=4)        4.177   MontgomeryMultiplier_dut/first_box/mult_out_1<25>
    SLICE_X54Y56.CLK     Tas                   0.221   MontgomeryMultiplier_dut/last_s_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/mult_out_1<25>_rt
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     31.708ns (17.241ns logic, 14.467ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MontgomeryMultiplier_dut/odd_1 (FF)
  Destination:          MontgomeryMultiplier_dut/first_box/m_temp_reg_25 (FF)
  Requirement:          41.667ns
  Data Path Delay:      31.708ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (0.857 - 0.900)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MontgomeryMultiplier_dut/odd_1 to MontgomeryMultiplier_dut/first_box/m_temp_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.525   MontgomeryMultiplier_dut/odd_4
                                                       MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D2      net (fanout=18)       2.018   MontgomeryMultiplier_dut/odd_1
    SLICE_X43Y63.D       Tilo                  0.259   MontgomeryMultiplier_dut/first_box/a_out<7>
                                                       MontgomeryMultiplier_dut/first_box/Mmux_a301
    DSP48_X2Y8.A7        net (fanout=4)        3.178   MontgomeryMultiplier_dut/first_box/a<7>
    DSP48_X2Y8.P17       Tdspdo_A_P            3.926   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P
    DSP48_X2Y9.C0        net (fanout=1)        1.203   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P_P17_to_MULT0/Mmult_P1
    DSP48_X2Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1
    DSP48_X2Y10.PCIN1    net (fanout=1)        0.059   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P1_PCOUT_to_MULT0/Mmult_P2_PCIN_1
    DSP48_X2Y10.P2       Tdspdo_PCIN_P         2.645   MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
                                                       MontgomeryMultiplier_dut/first_box/MULT0/Mmult_P2
    SLICE_X56Y37.D2      net (fanout=2)        1.473   MontgomeryMultiplier_dut/first_box/mult_out_0<19>
    SLICE_X56Y37.COUT    Topcyd                0.312   MontgomeryMultiplier_dut/first_box/sum_0_reg<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_lut<19>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.CIN     net (fanout=1)        0.082   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<19>
    SLICE_X56Y38.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<23>
    SLICE_X56Y39.COUT    Tbyp                  0.093   MontgomeryMultiplier_dut/first_box/sum_0_reg<27>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.CIN     net (fanout=1)        0.003   MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<27>
    SLICE_X56Y40.DQ      Tito_logic            0.798   MontgomeryMultiplier_dut/first_box/n0080<31>
                                                       MontgomeryMultiplier_dut/first_box/Madd_n0080_cy<31>
                                                       MontgomeryMultiplier_dut/first_box/n0080<31>_rt
    DSP48_X2Y3.A14       net (fanout=2)        2.271   MontgomeryMultiplier_dut/first_box/n0080<31>
    DSP48_X2Y3.P8        Tdspdo_A_P            5.220   MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
                                                       MontgomeryMultiplier_dut/first_box/MULT1/Mmult_P1
    SLICE_X54Y56.B4      net (fanout=4)        4.177   MontgomeryMultiplier_dut/first_box/mult_out_1<25>
    SLICE_X54Y56.CLK     Tas                   0.221   MontgomeryMultiplier_dut/last_s_reg<23>
                                                       MontgomeryMultiplier_dut/first_box/mult_out_1<25>_rt
                                                       MontgomeryMultiplier_dut/first_box/m_temp_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     31.708ns (17.241ns logic, 14.467ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 41.667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P (DSP48_X2Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_5 (FF)
  Destination:          MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (0.701 - 0.459)
  Source Clock:         clock_BUFG rising at 41.667ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_5 to MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y61.BQ      Tcko                  0.198   MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out<7>
                                                       MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_5
    DSP48_X2Y16.B5       net (fanout=2)        0.268   MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out<5>
    DSP48_X2Y16.CLK      Tdspckd_B_B0REG(-Th)     0.037   MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
                                                       MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.161ns logic, 0.268ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P (DSP48_X2Y16.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_6 (FF)
  Destination:          MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (0.701 - 0.459)
  Source Clock:         clock_BUFG rising at 41.667ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_6 to MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y61.CQ      Tcko                  0.198   MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out<7>
                                                       MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_6
    DSP48_X2Y16.B6       net (fanout=2)        0.276   MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out<6>
    DSP48_X2Y16.CLK      Tdspckd_B_B0REG(-Th)     0.037   MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
                                                       MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.161ns logic, 0.276ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P (DSP48_X2Y16.B7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_7 (FF)
  Destination:          MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (0.701 - 0.459)
  Source Clock:         clock_BUFG rising at 41.667ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_7 to MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y61.DQ      Tcko                  0.198   MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out<7>
                                                       MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out_7
    DSP48_X2Y16.B7       net (fanout=2)        0.276   MontgomeryMultiplier_dut/gen_PE[0].box_i/m_out<7>
    DSP48_X2Y16.CLK      Tdspckd_B_B0REG(-Th)     0.037   MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
                                                       MontgomeryMultiplier_dut/gen_PE[2].box_i/MULT2/Mmult_P
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.161ns logic, 0.276ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 41.667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_BUFG/I0
  Logical resource: clock_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clock
--------------------------------------------------------------------------------
Slack: 41.187ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: count<3>/SR
  Logical resource: count_0/SR
  Location pin: SLICE_X2Y63.SR
  Clock network: led_0_OBUF
--------------------------------------------------------------------------------
Slack: 41.187ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: count<3>/SR
  Logical resource: count_1/SR
  Location pin: SLICE_X2Y63.SR
  Clock network: led_0_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock lbus_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lbus_clk       |   32.390|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1282421095072 paths, 0 nets, and 16510 connections

Design statistics:
   Minimum period:  32.390ns{1}   (Maximum frequency:  30.874MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 06 15:16:37 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4822 MB



