- ğŸ‘‹ Hi, Iâ€™m @zeeshandildar-lm
- ğŸ‘€ Iâ€™m interested in RISC-V based hardware design and verification
- ğŸŒ± Iâ€™m currently learning UVM for verification
- ğŸ’ï¸ Iâ€™m looking to collaborate on Verification of RISC-V Core IPs and Peripheral IPs and anyother hardware designing and verification projects
- ğŸ“« How to reach me zeeshandildar1995@gmail.com

<!---
zeeshandildar-lm/zeeshandildar-lm is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
