/*
 * Instance header file for ATSAML21J18BU
 *
 * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2021-06-07T06:15:05Z */
#ifndef _SAML21_PM_INSTANCE_
#define _SAML21_PM_INSTANCE_


/* ========== Instance Parameter definitions for PM peripheral ========== */
#define PM_PD_NUM                                (3)        /* Number of switchable Power Domain */
#define PM_INSTANCE_ID                           (0)        
#define PM_HAS_LINKPD_FIELD                      (1)        /* LINKPD field is present */
#define PM_HAS_BBIASHS_FIELD                     (1)        /* BBIASHS field is present */
#define PM_HAS_BBIASLP_FIELD                     (1)        /* BBIASLP field is present */
#define PM_HAS_PDCFG_FIELD                       (1)        /* PDCFG field is present */
#define PM_HAS_DPGPD1_BIT                        (1)        /* DPGPD1 bit is present */
#define PM_HAS_DPGPD0_BIT                        (1)        /* DPGPD0 bit is present */
#define PM_HAS_IORET_BIT                         (1)        /* IORET bit is present */
#define PM_HAS_IDLE2_SLEEP_AS_IDLE               (1)        /* IDLE2 Sleep mode is called IDLE */
#define PM_HAS_BACKUP_SLEEP                      (1)        /* BACKUP Sleep mode supported */
#define PM_HAS_OFF_SLEEP                         (1)        /* OFF Sleep mode supported */
#define PM_HAS_PLCFG                             (1)        /* Performance Level Configuration supported */

#endif /* _SAML21_PM_INSTANCE_ */
