// Seed: 2496943773
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    output logic id_5,
    input wand id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9,
    input wand id_10,
    output wire id_11,
    input uwire id_12,
    output tri1 id_13,
    input tri id_14,
    input wand id_15,
    input tri0 id_16
);
  bit id_18;
  initial id_5 <= #id_12 1;
  wire id_19;
  initial id_18 <= (-1);
  logic id_20;
  ;
  wire id_21;
  wire id_22, id_23;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output logic id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input uwire id_11
);
  assign id_6 = id_3;
  wire id_13, id_14;
  wire id_15, id_16;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_4,
      id_6,
      id_8,
      id_1,
      id_2,
      id_7,
      id_9,
      id_1,
      id_10,
      id_1,
      id_8,
      id_2,
      id_2
  );
  assign modCall_1.id_12 = 0;
  always id_6 <= -1;
endmodule
