//T filpflop design  
module flipflop(input T,input clk,
    output reg Q=0,output Q_not);
always @(posedge clk) begin
  if (T)
    Q<=~Q;
  else
    Q<=Q;
end
assign Q_not = ~Q;
endmodule
