// Seed: 457139585
module module_1 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  wire id_3, id_4;
  assign id_3 = id_2[1];
  assign module_2.id_1 = 0;
  wire module_0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  tri0 id_3
);
  tri id_5;
  assign id_5 = 1;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri  id_5;
  wire id_6 = id_1 !== 1'h0 == id_2 >>> 1'b0 ? id_3 : id_5++;
  tri  id_7 = 1'b0;
  module_0 modCall_1 (id_4);
endmodule
