// Seed: 1726763529
`resetall
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  input id_1;
  logic id_3;
  always @(posedge id_1) begin
    id_3 = 1;
  end
  logic id_5;
endmodule
