#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f0490f0ae70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f0490f0c190 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5f0490f0f060 .functor NOT 1, L_0x5f0490f42550, C4<0>, C4<0>, C4<0>;
L_0x5f0490f422b0 .functor XOR 1, L_0x5f0490f420e0, L_0x5f0490f42210, C4<0>, C4<0>;
L_0x5f0490f42440 .functor XOR 1, L_0x5f0490f422b0, L_0x5f0490f42370, C4<0>, C4<0>;
v0x5f0490f408e0_0 .net *"_ivl_10", 0 0, L_0x5f0490f42370;  1 drivers
v0x5f0490f409e0_0 .net *"_ivl_12", 0 0, L_0x5f0490f42440;  1 drivers
v0x5f0490f40ac0_0 .net *"_ivl_2", 0 0, L_0x5f0490f42040;  1 drivers
v0x5f0490f40b80_0 .net *"_ivl_4", 0 0, L_0x5f0490f420e0;  1 drivers
v0x5f0490f40c60_0 .net *"_ivl_6", 0 0, L_0x5f0490f42210;  1 drivers
v0x5f0490f40d90_0 .net *"_ivl_8", 0 0, L_0x5f0490f422b0;  1 drivers
v0x5f0490f40e70_0 .net "a", 0 0, v0x5f0490f3f440_0;  1 drivers
v0x5f0490f40f10_0 .net "b", 0 0, v0x5f0490f3f4e0_0;  1 drivers
v0x5f0490f40fb0_0 .net "c", 0 0, v0x5f0490f3f580_0;  1 drivers
v0x5f0490f410e0_0 .var "clk", 0 0;
v0x5f0490f41180_0 .net "d", 0 0, v0x5f0490f3f6c0_0;  1 drivers
v0x5f0490f41220_0 .net "q_dut", 0 0, L_0x5f0490f41ee0;  1 drivers
v0x5f0490f412c0_0 .net "q_ref", 0 0, L_0x5f0490f03b60;  1 drivers
v0x5f0490f41360_0 .var/2u "stats1", 159 0;
v0x5f0490f41400_0 .var/2u "strobe", 0 0;
v0x5f0490f414a0_0 .net "tb_match", 0 0, L_0x5f0490f42550;  1 drivers
v0x5f0490f41560_0 .net "tb_mismatch", 0 0, L_0x5f0490f0f060;  1 drivers
v0x5f0490f41620_0 .net "wavedrom_enable", 0 0, v0x5f0490f3f7b0_0;  1 drivers
v0x5f0490f416c0_0 .net "wavedrom_title", 511 0, v0x5f0490f3f850_0;  1 drivers
L_0x5f0490f42040 .concat [ 1 0 0 0], L_0x5f0490f03b60;
L_0x5f0490f420e0 .concat [ 1 0 0 0], L_0x5f0490f03b60;
L_0x5f0490f42210 .concat [ 1 0 0 0], L_0x5f0490f41ee0;
L_0x5f0490f42370 .concat [ 1 0 0 0], L_0x5f0490f03b60;
L_0x5f0490f42550 .cmp/eeq 1, L_0x5f0490f42040, L_0x5f0490f42440;
S_0x5f0490f0c320 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5f0490f0c190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5f0490f03b60 .functor OR 1, v0x5f0490f3f580_0, v0x5f0490f3f4e0_0, C4<0>, C4<0>;
v0x5f0490f0f200_0 .net "a", 0 0, v0x5f0490f3f440_0;  alias, 1 drivers
v0x5f0490f0f2a0_0 .net "b", 0 0, v0x5f0490f3f4e0_0;  alias, 1 drivers
v0x5f0490f03cc0_0 .net "c", 0 0, v0x5f0490f3f580_0;  alias, 1 drivers
v0x5f0490f03d60_0 .net "d", 0 0, v0x5f0490f3f6c0_0;  alias, 1 drivers
v0x5f0490f3ea80_0 .net "q", 0 0, L_0x5f0490f03b60;  alias, 1 drivers
S_0x5f0490f3ec30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5f0490f0c190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5f0490f3f440_0 .var "a", 0 0;
v0x5f0490f3f4e0_0 .var "b", 0 0;
v0x5f0490f3f580_0 .var "c", 0 0;
v0x5f0490f3f620_0 .net "clk", 0 0, v0x5f0490f410e0_0;  1 drivers
v0x5f0490f3f6c0_0 .var "d", 0 0;
v0x5f0490f3f7b0_0 .var "wavedrom_enable", 0 0;
v0x5f0490f3f850_0 .var "wavedrom_title", 511 0;
E_0x5f0490f13000/0 .event negedge, v0x5f0490f3f620_0;
E_0x5f0490f13000/1 .event posedge, v0x5f0490f3f620_0;
E_0x5f0490f13000 .event/or E_0x5f0490f13000/0, E_0x5f0490f13000/1;
E_0x5f0490f13250 .event posedge, v0x5f0490f3f620_0;
E_0x5f0490efc820 .event negedge, v0x5f0490f3f620_0;
S_0x5f0490f3ef40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5f0490f3ec30;
 .timescale -12 -12;
v0x5f0490f3f140_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f0490f3f240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5f0490f3ec30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f0490f3f9b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5f0490f0c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5f0490f18a40 .functor AND 1, L_0x5f0490f41870, v0x5f0490f3f6c0_0, C4<1>, C4<1>;
L_0x5f0490f41a80 .functor AND 1, v0x5f0490f3f4e0_0, v0x5f0490f3f580_0, C4<1>, C4<1>;
L_0x5f0490f41b10 .functor AND 1, L_0x5f0490f41a80, v0x5f0490f3f6c0_0, C4<1>, C4<1>;
L_0x5f0490f41bb0 .functor OR 1, L_0x5f0490f18a40, L_0x5f0490f41b10, C4<0>, C4<0>;
L_0x5f0490f41c50 .functor AND 1, v0x5f0490f3f4e0_0, v0x5f0490f3f580_0, C4<1>, C4<1>;
L_0x5f0490f41d60 .functor AND 1, L_0x5f0490f41c50, L_0x5f0490f41cc0, C4<1>, C4<1>;
L_0x5f0490f41ee0 .functor OR 1, L_0x5f0490f41bb0, L_0x5f0490f41d60, C4<0>, C4<0>;
v0x5f0490f3fb90_0 .net *"_ivl_1", 0 0, L_0x5f0490f41870;  1 drivers
v0x5f0490f3fc50_0 .net *"_ivl_11", 0 0, L_0x5f0490f41c50;  1 drivers
v0x5f0490f3fd10_0 .net *"_ivl_13", 0 0, L_0x5f0490f41cc0;  1 drivers
v0x5f0490f3fde0_0 .net *"_ivl_15", 0 0, L_0x5f0490f41d60;  1 drivers
v0x5f0490f3fea0_0 .net *"_ivl_3", 0 0, L_0x5f0490f18a40;  1 drivers
v0x5f0490f3ffb0_0 .net *"_ivl_5", 0 0, L_0x5f0490f41a80;  1 drivers
v0x5f0490f40070_0 .net *"_ivl_7", 0 0, L_0x5f0490f41b10;  1 drivers
v0x5f0490f40130_0 .net *"_ivl_9", 0 0, L_0x5f0490f41bb0;  1 drivers
v0x5f0490f401f0_0 .net "a", 0 0, v0x5f0490f3f440_0;  alias, 1 drivers
v0x5f0490f40290_0 .net "b", 0 0, v0x5f0490f3f4e0_0;  alias, 1 drivers
v0x5f0490f40380_0 .net "c", 0 0, v0x5f0490f3f580_0;  alias, 1 drivers
v0x5f0490f40470_0 .net "d", 0 0, v0x5f0490f3f6c0_0;  alias, 1 drivers
v0x5f0490f40560_0 .net "q", 0 0, L_0x5f0490f41ee0;  alias, 1 drivers
L_0x5f0490f41870 .reduce/nor v0x5f0490f3f440_0;
L_0x5f0490f41cc0 .reduce/nor v0x5f0490f3f6c0_0;
S_0x5f0490f406c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5f0490f0c190;
 .timescale -12 -12;
E_0x5f0490f12da0 .event anyedge, v0x5f0490f41400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f0490f41400_0;
    %nor/r;
    %assign/vec4 v0x5f0490f41400_0, 0;
    %wait E_0x5f0490f12da0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f0490f3ec30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f4e0_0, 0;
    %assign/vec4 v0x5f0490f3f440_0, 0;
    %wait E_0x5f0490efc820;
    %wait E_0x5f0490f13250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f4e0_0, 0;
    %assign/vec4 v0x5f0490f3f440_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0490f13000;
    %load/vec4 v0x5f0490f3f440_0;
    %load/vec4 v0x5f0490f3f4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f0490f3f580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f0490f3f6c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f4e0_0, 0;
    %assign/vec4 v0x5f0490f3f440_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f0490f3f240;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0490f13000;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f0490f3f4e0_0, 0;
    %assign/vec4 v0x5f0490f3f440_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f0490f0c190;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0490f410e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0490f41400_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5f0490f0c190;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f0490f410e0_0;
    %inv;
    %store/vec4 v0x5f0490f410e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f0490f0c190;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f0490f3f620_0, v0x5f0490f41560_0, v0x5f0490f40e70_0, v0x5f0490f40f10_0, v0x5f0490f40fb0_0, v0x5f0490f41180_0, v0x5f0490f412c0_0, v0x5f0490f41220_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5f0490f0c190;
T_7 ;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5f0490f0c190;
T_8 ;
    %wait E_0x5f0490f13000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f0490f41360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0490f41360_0, 4, 32;
    %load/vec4 v0x5f0490f414a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0490f41360_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f0490f41360_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0490f41360_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5f0490f412c0_0;
    %load/vec4 v0x5f0490f412c0_0;
    %load/vec4 v0x5f0490f41220_0;
    %xor;
    %load/vec4 v0x5f0490f412c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0490f41360_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5f0490f41360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0490f41360_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth10/circuit4/iter2/response2/top_module.sv";
