<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1575260888">
  <File Type="BITSTR-BMM" Name="SoC_singleCycle_FPGA_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="SoC_singleCycle_FPGA_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="SoC_singleCycle_FPGA_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="SoC_singleCycle_FPGA_power_routed.rpt"/>
  <File Type="PA-TCL" Name="SoC_singleCycle_FPGA.tcl"/>
  <File Type="OPT-TIMING" Name="SoC_singleCycle_FPGA_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="SoC_singleCycle_FPGA_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="SoC_singleCycle_FPGA_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="SoC_singleCycle_FPGA_reports.tcl"/>
  <File Type="OPT-DRC" Name="SoC_singleCycle_FPGA_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="SoC_singleCycle_FPGA.hwdef"/>
  <File Type="PWROPT-DCP" Name="SoC_singleCycle_FPGA_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="SoC_singleCycle_FPGA_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="SoC_singleCycle_FPGA_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="SoC_singleCycle_FPGA_placed.dcp"/>
  <File Type="PLACE-IO" Name="SoC_singleCycle_FPGA_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="SoC_singleCycle_FPGA_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="SoC_singleCycle_FPGA_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="SoC_singleCycle_FPGA_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="SoC_singleCycle_FPGA_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="SoC_singleCycle_FPGA_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="SoC_singleCycle_FPGA_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="SoC_singleCycle_FPGA.bgn"/>
  <File Type="PLACE-TIMING" Name="SoC_singleCycle_FPGA_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="SoC_singleCycle_FPGA_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="SoC_singleCycle_FPGA.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="SoC_singleCycle_FPGA_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="SoC_singleCycle_FPGA_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="SoC_singleCycle_FPGA_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="SoC_singleCycle_FPGA.msk"/>
  <File Type="PHYSOPT-TIMING" Name="SoC_singleCycle_FPGA_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="SoC_singleCycle_FPGA_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="SoC_singleCycle_FPGA_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="SoC_singleCycle_FPGA_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="SoC_singleCycle_FPGA_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="SoC_singleCycle_FPGA_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="SoC_singleCycle_FPGA.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="SoC_singleCycle_FPGA_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="SoC_singleCycle_FPGA.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="SoC_singleCycle_FPGA_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="SoC_singleCycle_FPGA_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="SoC_singleCycle_FPGA.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="SoC_singleCycle_FPGA_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="SoC_singleCycle_FPGA_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="SoC_singleCycle_FPGA_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="SoC_singleCycle_FPGA_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="SoC_singleCycle_FPGA_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="SoC_singleCycle_FPGA_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="SoC_singleCycle_FPGA_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="SoC_singleCycle_FPGA_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="SoC_singleCycle_FPGA_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="SoC_singleCycle_FPGA_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="SoC_singleCycle_FPGA_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="SoC_singleCycle_FPGA_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="SoC_singleCycle_FPGA_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="SoC_singleCycle_FPGA_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="SoC_singleCycle_FPGA_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="SoC_singleCycle_FPGA_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="SoC_singleCycle_FPGA_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="SoC_singleCycle_FPGA_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="SoC_singleCycle_FPGA_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="SoC_singleCycle_FPGA.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="SoC_singleCycle_FPGA_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="SoC_singleCycle_FPGA.rbt"/>
  <File Type="BITSTR-NKY" Name="SoC_singleCycle_FPGA.nky"/>
  <File Type="BG-DRC" Name="SoC_singleCycle_FPGA.drc"/>
  <File Type="RDI-RDI" Name="SoC_singleCycle_FPGA.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/SOC_AddressDecoder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/SOC_AddressDecoder.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SoC_mux.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SoC_singleCycle_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v"/>
        <Attr Name="ImportTime" Val="1529278294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v"/>
        <Attr Name="ImportTime" Val="1573895830"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v"/>
        <Attr Name="ImportTime" Val="1573158142"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/buff.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/buff.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v"/>
        <Attr Name="ImportTime" Val="1529896809"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v"/>
        <Attr Name="ImportTime" Val="1529896827"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/comp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/comp.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/control_unit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/control_unit.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v"/>
        <Attr Name="ImportTime" Val="1573865355"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/counter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/counter.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v"/>
        <Attr Name="ImportTime" Val="1573159443"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v"/>
        <Attr Name="ImportTime" Val="1529288462"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/dreg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/dreg.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/fact_ad.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/fact_ad.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/fact_reg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/fact_reg.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/fact_res.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/fact_res.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/fact_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/fact_top.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/gpio_ad.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/gpio_ad.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/gpio_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/gpio_top.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v"/>
        <Attr Name="ImportTime" Val="1529896816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v"/>
        <Attr Name="ImportTime" Val="1572899647"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v"/>
        <Attr Name="ImportTime" Val="1532847256"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v"/>
        <Attr Name="ImportTime" Val="1573088859"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/new/mf_reg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/new/mf_reg.v"/>
        <Attr Name="ImportTime" Val="1573895830"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v"/>
        <Attr Name="ImportTime" Val="1573865418"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/mux2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/mux2.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/mux4.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/mux4.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/nfactorial.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/nfactorial.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/nfactorial_dp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/nfactorial_dp.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v"/>
        <Attr Name="ImportTime" Val="1532850504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab 8.srcs/sources_1/new/register.v"/>
        <Attr Name="ImportTime" Val="1575252504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v"/>
        <Attr Name="ImportTime" Val="1529278266"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SoC_singleCycle_FPGA.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.runs/impl_1/Factorial_TOP_routed.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.runs/impl_1/Factorial_TOP_routed.dcp"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/CMP1.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/CMP1.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/CMP2.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/CMP2.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/CNT.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/CNT.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_CU.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_CU.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_DP.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_DP.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_TOP.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_TOP.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/MUL.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/MUL.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/MUX.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/MUX.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/MUX2LED.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/MUX2LED.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/REG.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/REG.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/bin2bcd32.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/bin2bcd32.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_FPGA.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sources_1/new/Factorial_FPGA.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/sim_1/new/TB_Factorial.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/sim_1/new/TB_Factorial.v"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sim_1/new/datapath_TB.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sim_1/new/datapath_TB.v"/>
        <Attr Name="ImportTime" Val="1572894128"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v"/>
        <Attr Name="ImportTime" Val="1529270952"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.sim/sim_1/behav/xsim/glbl.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.sim/sim_1/behav/xsim/glbl.v"/>
        <Attr Name="ImportTime" Val="1529022455"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v"/>
        <Attr Name="ImportTime" Val="1574115838"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v"/>
        <Attr Name="ImportTime" Val="1573867411"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v"/>
        <Attr Name="ImportTime" Val="1529278340"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.srcs/sim_1/imports/testbench/tb_mips_top.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/sim_1/imports/testbench/tb_mips_top.v"/>
        <Attr Name="ImportTime" Val="1573157580"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.runs/impl_1/mips_fpga_opt.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.runs/impl_1/mips_fpga_opt.dcp"/>
        <Attr Name="ImportTime" Val="1574105708"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.runs/synth_1/mips_fpga.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.runs/synth_1/mips_fpga.dcp"/>
        <Attr Name="ImportTime" Val="1574105678"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/processor_design/processor_design.runs/impl_1/mips_fpga_placed.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.runs/impl_1/mips_fpga_placed.dcp"/>
        <Attr Name="ImportTime" Val="1574105717"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.runs/impl_1/Factorial_TOP_opt.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.runs/impl_1/Factorial_TOP_opt.dcp"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.runs/synth_1/Factorial_TOP.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.runs/synth_1/Factorial_TOP.dcp"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE140/LAB 1/CMPE140_project_1.runs/impl_1/Factorial_TOP_placed.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.runs/impl_1/Factorial_TOP_placed.dcp"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="SoC_singleCycle_FPGA"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/CMPE140/LAB 1/CMPE140_project_1.srcs/constrs_1/new/factorial_FPGA.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB 1/CMPE140_project_1.srcs/constrs_1/new/factorial_FPGA.xdc"/>
        <Attr Name="ImportTime" Val="1575246015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/CMPE140/processor_design/processor_design.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../processor_design/processor_design.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc"/>
        <Attr Name="ImportTime" Val="1547775768"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/CMPE140/processor_design/processor_design.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
