// Seed: 1065942821
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    output tri id_0[-1 : -1],
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wand id_5,
    output uwire id_6,
    output logic id_7,
    output supply1 id_8,
    output logic id_9,
    input wire id_10
);
  logic id_12;
  always begin : LABEL_0
    id_7 <= 1'b0;
  end
  assign id_12 = id_10;
  wire [1 'b0 : 1 'b0] id_13;
  localparam id_14 = -1;
  module_0 modCall_1 ();
  always_latch id_9 = 1;
endmodule
