{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1378005548299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1378005548304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 31 23:19:07 2013 " "Processing started: Sat Aug 31 23:19:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1378005548304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1378005548304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1378005548304 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1378005548740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Structure " "Found design unit 1: part1-Structure" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1378005549402 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1378005549402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1378005549402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1378005549456 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state part1.vhd(36) " "VHDL Process Statement warning at part1.vhd(36): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1378005549474 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z0 part1.vhd(36) " "VHDL Process Statement warning at part1.vhd(36): inferring latch(es) for signal or variable \"Z0\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1378005549475 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z1 part1.vhd(36) " "VHDL Process Statement warning at part1.vhd(36): inferring latch(es) for signal or variable \"Z1\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1378005549475 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z1 part1.vhd(36) " "Inferred latch for \"Z1\" at part1.vhd(36)" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1378005549496 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z0 part1.vhd(36) " "Inferred latch for \"Z0\" at part1.vhd(36)" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1378005549496 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.E part1.vhd(36) " "Inferred latch for \"next_state.E\" at part1.vhd(36)" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1378005549496 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.D part1.vhd(36) " "Inferred latch for \"next_state.D\" at part1.vhd(36)" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1378005549497 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.C part1.vhd(36) " "Inferred latch for \"next_state.C\" at part1.vhd(36)" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1378005549497 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.B part1.vhd(36) " "Inferred latch for \"next_state.B\" at part1.vhd(36)" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1378005549497 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.A part1.vhd(36) " "Inferred latch for \"next_state.A\" at part1.vhd(36)" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1378005549497 "|part1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z0\$latch " "Latch Z0\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state~6 " "Ports D and ENA on the latch are fed by the same signal present_state~6" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1378005552493 ""}  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1378005552493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z1\$latch " "Latch Z1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state~6 " "Ports D and ENA on the latch are fed by the same signal present_state~6" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1378005552494 ""}  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1378005552494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.E_176 " "Latch next_state.E_176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA D1 " "Ports D and ENA on the latch are fed by the same signal D1" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1378005552494 ""}  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1378005552494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.D_192 " "Latch next_state.D_192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA D0 " "Ports D and ENA on the latch are fed by the same signal D0" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1378005552494 ""}  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1378005552494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.B_224 " "Latch next_state.B_224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state~6 " "Ports D and ENA on the latch are fed by the same signal present_state~6" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1378005552494 ""}  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1378005552494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.C_208 " "Latch next_state.C_208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA D0 " "Ports D and ENA on the latch are fed by the same signal D0" {  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1378005552495 ""}  } { { "part1.vhd" "" { Text "C:/Users/Elie/Desktop/lab4/part1/part1.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1378005552495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1378005552807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1378005555418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1378005555418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1378005556790 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1378005556790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1378005556790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1378005556790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1378005556894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 31 23:19:16 2013 " "Processing ended: Sat Aug 31 23:19:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1378005556894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1378005556894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1378005556894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1378005556894 ""}
