Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/joshua/Documents/GitHub/finalProject/top_module/inputRegister_sim_isim_beh.exe -prj C:/Users/joshua/Documents/GitHub/finalProject/top_module/inputRegister_sim_beh.prj work.inputRegister_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/SRlatch.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/Dflipflopinit.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/register4bit_async.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/inputRegister.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/inputRegister_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/inputRegister.v" Line 28: Port notQ is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/register4bit_async.v" Line 30: Port Y is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/register4bit_async.v" Line 31: Port Y is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/register4bit_async.v" Line 32: Port Y is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/register4bit_async.v" Line 33: Port Y is not connected to this instance
Completed static elaboration
Compiling module INV
Compiling module AND2
Compiling module OR2
Compiling module NOR2
Compiling module SRlatch
Compiling module Dflipflopinit
Compiling module register4bit_async
Compiling module inputRegister
Compiling module inputRegister_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable C:/Users/joshua/Documents/GitHub/finalProject/top_module/inputRegister_sim_isim_beh.exe
Fuse Memory Usage: 30660 KB
Fuse CPU Usage: 2171 ms
