/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2024 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32Z2_C_VFCCU.h
 * @version 2.3
 * @date 2024-05-03
 * @brief Peripheral Access Layer for S32Z2_C_VFCCU
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32Z2_C_VFCCU_H_)  /* Check if memory map has not been already included */
#define S32Z2_C_VFCCU_H_

#include "S32Z2_COMMON.h"

/* ----------------------------------------------------------------------------
   -- C_VFCCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup C_VFCCU_Peripheral_Access_Layer C_VFCCU Peripheral Access Layer
 * @{
 */

/** C_VFCCU - Size of Registers Arrays */
#define C_VFCCU_GLB_OVF_RKN_CFG_COUNT             2u
#define C_VFCCU_GLB_EOUT_COUNT                    4u

/** C_VFCCU - Register Layout Typedef */
typedef struct {
  __IO uint32_t GDFHID_C0;                         /**< Global DID-FHID Map, offset: 0x0 */
  __IO uint32_t GDFHID_C1;                         /**< Global DID-FHID Map, offset: 0x4 */
  uint8_t RESERVED_0[24];
  __IO uint32_t GFLTPO_C0;                         /**< Global Fault Polarity, offset: 0x20 */
  __IO uint32_t GFLTPO_C1;                         /**< Global Fault Polarity, offset: 0x24 */
  __IO uint32_t GFLTPO_C2;                         /**< Global Fault Polarity, offset: 0x28 */
  uint8_t RESERVED_1[52];
  __IO uint32_t GFLTRC_C0;                         /**< Global Fault Recovery, offset: 0x60 */
  __IO uint32_t GFLTRC_C1;                         /**< Global Fault Recovery, offset: 0x64 */
  __IO uint32_t GFLTRC_C2;                         /**< Global Fault Recovery, offset: 0x68 */
  uint8_t RESERVED_2[52];
  __IO uint32_t GFLTOVDC0;                         /**< Global Fault Overflow Detection, offset: 0xA0 */
  __IO uint32_t GFLTOVDC1;                         /**< Global Fault Overflow Detection, offset: 0xA4 */
  __IO uint32_t GFLTOVDC2;                         /**< Global Fault Overflow Detection, offset: 0xA8 */
  uint8_t RESERVED_3[132];
  __IO uint32_t GCTRL;                             /**< Global Space Control, offset: 0x130 */
  __IO uint32_t GINTOVFS;                          /**< Global DID FSM Status, offset: 0x134 */
  __IO uint32_t GEXTOVFS;                          /**< Global External Overflow Status, offset: 0x138 */
  uint8_t RESERVED_4[4];
  __IO uint32_t GRKNTIMC;                          /**< Global Reaction Timer Period, offset: 0x140 */
  uint8_t RESERVED_5[4];
  __I  uint32_t GRKNTIMS;                          /**< Global Reaction Timer Status, offset: 0x148 */
  uint8_t RESERVED_6[12];
  __IO uint32_t GOVFRKC[C_VFCCU_GLB_OVF_RKN_CFG_COUNT]; /**< Global Overflow Reaction, array offset: 0x158, array step: 0x4 */
  uint8_t RESERVED_7[60];
  __IO uint32_t GMEOUTDC;                          /**< Global Minimum EOUT Duration, offset: 0x19C */
  __IO uint32_t GEOUTTCT;                          /**< Global EOUT Timer Disable, offset: 0x1A0 */
  struct C_VFCCU_GLB_EOUT {                        /* offset: 0x1A4, array step: 0x14 */
    __IO uint32_t GEOUTPNC;                          /**< Global EOUT Pin, array offset: 0x1A4, array step: 0x14 */
    __IO uint32_t GEOUTPMC;                          /**< Global EOUT Pin Map, array offset: 0x1A8, array step: 0x14 */
    __IO uint32_t GEOUTMC;                           /**< Global EOUT Mode, array offset: 0x1AC, array step: 0x14 */
    __I  uint32_t GEOUTTMS;                          /**< Global EOUT Timer, array offset: 0x1B0, array step: 0x14 */
    __IO uint32_t GEOUTDIC;                          /**< Global EOUT DID, array offset: 0x1B4, array step: 0x14 */
  } GLB_EOUT[C_VFCCU_GLB_EOUT_COUNT];
  uint8_t RESERVED_8[240];
  __IO uint32_t GDBGCFG;                           /**< Global Debug, offset: 0x2E4 */
  __I  uint32_t GDBGSTAT;                          /**< Global Debug Status, offset: 0x2E8 */
  uint8_t RESERVED_9[64788];
  __IO uint32_t FHCFG0;                            /**< Fault Handler, offset: 0x10000 */
  __I  uint32_t FHSRVDS0;                          /**< Fault Handler Status, offset: 0x10004 */
  uint8_t RESERVED_10[8];
  __IO uint32_t FHFLTENC00;                        /**< Fault Enable, offset: 0x10010 */
  __IO uint32_t FHFLTENC01;                        /**< Fault Enable, offset: 0x10014 */
  __IO uint32_t FHFLTENC02;                        /**< Fault Enable, offset: 0x10018 */
  uint8_t RESERVED_11[52];
  __IO uint32_t FHFLTS00;                          /**< Fault Status, offset: 0x10050 */
  __IO uint32_t FHFLTS01;                          /**< Fault Status, offset: 0x10054 */
  __IO uint32_t FHFLTS02;                          /**< Fault Status, offset: 0x10058 */
  uint8_t RESERVED_12[52];
  __IO uint32_t FHFLTRKC00;                        /**< Fault Reaction Set Configuration, offset: 0x10090 */
  __IO uint32_t FHFLTRKC01;                        /**< Fault Reaction Set Configuration, offset: 0x10094 */
  __IO uint32_t FHFLTRKC02;                        /**< Fault Reaction Set Configuration, offset: 0x10098 */
  __IO uint32_t FHFLTRKC03;                        /**< Fault Reaction Set Configuration, offset: 0x1009C */
  __IO uint32_t FHFLTRKC04;                        /**< Fault Reaction Set Configuration, offset: 0x100A0 */
  __IO uint32_t FHFLTRKC05;                        /**< Fault Reaction Set Configuration, offset: 0x100A4 */
  __IO uint32_t FHFLTRKC06;                        /**< Fault Reaction Set Configuration, offset: 0x100A8 */
  __IO uint32_t FHFLTRKC07;                        /**< Fault Reaction Set Configuration, offset: 0x100AC */
  __IO uint32_t FHFLTRKC08;                        /**< Fault Reaction Set Configuration, offset: 0x100B0 */
  uint8_t RESERVED_13[220];
  __IO uint32_t FHIMRKC0_00;                       /**< Immediate Reaction Configuration, offset: 0x10190 */
  __IO uint32_t FHIMRKC0_01;                       /**< Immediate Reaction Configuration, offset: 0x10194 */
  __IO uint32_t FHDLRKC0_00;                       /**< Delayed Reaction Configuration, offset: 0x10198 */
  __IO uint32_t FHDLRKC0_01;                       /**< Delayed Reaction Configuration, offset: 0x1019C */
  __IO uint32_t FHIMRKC0_10;                       /**< Immediate Reaction Configuration, offset: 0x101A0 */
  __IO uint32_t FHIMRKC0_11;                       /**< Immediate Reaction Configuration, offset: 0x101A4 */
  __IO uint32_t FHDLRKC0_10;                       /**< Delayed Reaction Configuration, offset: 0x101A8 */
  __IO uint32_t FHDLRKC0_11;                       /**< Delayed Reaction Configuration, offset: 0x101AC */
  __IO uint32_t FHIMRKC0_20;                       /**< Immediate Reaction Configuration, offset: 0x101B0 */
  __IO uint32_t FHIMRKC0_21;                       /**< Immediate Reaction Configuration, offset: 0x101B4 */
  __IO uint32_t FHDLRKC0_20;                       /**< Delayed Reaction Configuration, offset: 0x101B8 */
  __IO uint32_t FHDLRKC0_21;                       /**< Delayed Reaction Configuration, offset: 0x101BC */
  __IO uint32_t FHIMRKC0_30;                       /**< Immediate Reaction Configuration, offset: 0x101C0 */
  __IO uint32_t FHIMRKC0_31;                       /**< Immediate Reaction Configuration, offset: 0x101C4 */
  __IO uint32_t FHDLRKC0_30;                       /**< Delayed Reaction Configuration, offset: 0x101C8 */
  __IO uint32_t FHDLRKC0_31;                       /**< Delayed Reaction Configuration, offset: 0x101CC */
  __IO uint32_t FHIMRKC0_40;                       /**< Immediate Reaction Configuration, offset: 0x101D0 */
  __IO uint32_t FHIMRKC0_41;                       /**< Immediate Reaction Configuration, offset: 0x101D4 */
  __IO uint32_t FHDLRKC0_40;                       /**< Delayed Reaction Configuration, offset: 0x101D8 */
  __IO uint32_t FHDLRKC0_41;                       /**< Delayed Reaction Configuration, offset: 0x101DC */
  __IO uint32_t FHIMRKC0_50;                       /**< Immediate Reaction Configuration, offset: 0x101E0 */
  __IO uint32_t FHIMRKC0_51;                       /**< Immediate Reaction Configuration, offset: 0x101E4 */
  __IO uint32_t FHDLRKC0_50;                       /**< Delayed Reaction Configuration, offset: 0x101E8 */
  __IO uint32_t FHDLRKC0_51;                       /**< Delayed Reaction Configuration, offset: 0x101EC */
  uint8_t RESERVED_14[65040];
  __IO uint32_t FHCFG1;                            /**< Fault Handler, offset: 0x20000 */
  __I  uint32_t FHSRVDS1;                          /**< Fault Handler Status, offset: 0x20004 */
  uint8_t RESERVED_15[8];
  __IO uint32_t FHFLTENC10;                        /**< Fault Enable, offset: 0x20010 */
  __IO uint32_t FHFLTENC11;                        /**< Fault Enable, offset: 0x20014 */
  __IO uint32_t FHFLTENC12;                        /**< Fault Enable, offset: 0x20018 */
  uint8_t RESERVED_16[52];
  __IO uint32_t FHFLTS10;                          /**< Fault Status, offset: 0x20050 */
  __IO uint32_t FHFLTS11;                          /**< Fault Status, offset: 0x20054 */
  __IO uint32_t FHFLTS12;                          /**< Fault Status, offset: 0x20058 */
  uint8_t RESERVED_17[52];
  __IO uint32_t FHFLTRKC10;                        /**< Fault Reaction Set Configuration, offset: 0x20090 */
  __IO uint32_t FHFLTRKC11;                        /**< Fault Reaction Set Configuration, offset: 0x20094 */
  __IO uint32_t FHFLTRKC12;                        /**< Fault Reaction Set Configuration, offset: 0x20098 */
  __IO uint32_t FHFLTRKC13;                        /**< Fault Reaction Set Configuration, offset: 0x2009C */
  __IO uint32_t FHFLTRKC14;                        /**< Fault Reaction Set Configuration, offset: 0x200A0 */
  __IO uint32_t FHFLTRKC15;                        /**< Fault Reaction Set Configuration, offset: 0x200A4 */
  __IO uint32_t FHFLTRKC16;                        /**< Fault Reaction Set Configuration, offset: 0x200A8 */
  __IO uint32_t FHFLTRKC17;                        /**< Fault Reaction Set Configuration, offset: 0x200AC */
  __IO uint32_t FHFLTRKC18;                        /**< Fault Reaction Set Configuration, offset: 0x200B0 */
  uint8_t RESERVED_18[220];
  __IO uint32_t FHIMRKC1_00;                       /**< Immediate Reaction Configuration, offset: 0x20190 */
  __IO uint32_t FHIMRKC1_01;                       /**< Immediate Reaction Configuration, offset: 0x20194 */
  __IO uint32_t FHDLRKC1_00;                       /**< Delayed Reaction Configuration, offset: 0x20198 */
  __IO uint32_t FHDLRKC1_01;                       /**< Delayed Reaction Configuration, offset: 0x2019C */
  __IO uint32_t FHIMRKC1_10;                       /**< Immediate Reaction Configuration, offset: 0x201A0 */
  __IO uint32_t FHIMRKC1_11;                       /**< Immediate Reaction Configuration, offset: 0x201A4 */
  __IO uint32_t FHDLRKC1_10;                       /**< Delayed Reaction Configuration, offset: 0x201A8 */
  __IO uint32_t FHDLRKC1_11;                       /**< Delayed Reaction Configuration, offset: 0x201AC */
  __IO uint32_t FHIMRKC1_20;                       /**< Immediate Reaction Configuration, offset: 0x201B0 */
  __IO uint32_t FHIMRKC1_21;                       /**< Immediate Reaction Configuration, offset: 0x201B4 */
  __IO uint32_t FHDLRKC1_20;                       /**< Delayed Reaction Configuration, offset: 0x201B8 */
  __IO uint32_t FHDLRKC1_21;                       /**< Delayed Reaction Configuration, offset: 0x201BC */
  __IO uint32_t FHIMRKC1_30;                       /**< Immediate Reaction Configuration, offset: 0x201C0 */
  __IO uint32_t FHIMRKC1_31;                       /**< Immediate Reaction Configuration, offset: 0x201C4 */
  __IO uint32_t FHDLRKC1_30;                       /**< Delayed Reaction Configuration, offset: 0x201C8 */
  __IO uint32_t FHDLRKC1_31;                       /**< Delayed Reaction Configuration, offset: 0x201CC */
  __IO uint32_t FHIMRKC1_40;                       /**< Immediate Reaction Configuration, offset: 0x201D0 */
  __IO uint32_t FHIMRKC1_41;                       /**< Immediate Reaction Configuration, offset: 0x201D4 */
  __IO uint32_t FHDLRKC1_40;                       /**< Delayed Reaction Configuration, offset: 0x201D8 */
  __IO uint32_t FHDLRKC1_41;                       /**< Delayed Reaction Configuration, offset: 0x201DC */
  __IO uint32_t FHIMRKC1_50;                       /**< Immediate Reaction Configuration, offset: 0x201E0 */
  __IO uint32_t FHIMRKC1_51;                       /**< Immediate Reaction Configuration, offset: 0x201E4 */
  __IO uint32_t FHDLRKC1_50;                       /**< Delayed Reaction Configuration, offset: 0x201E8 */
  __IO uint32_t FHDLRKC1_51;                       /**< Delayed Reaction Configuration, offset: 0x201EC */
  uint8_t RESERVED_19[65040];
  __IO uint32_t FHCFG2;                            /**< Fault Handler, offset: 0x30000 */
  __I  uint32_t FHSRVDS2;                          /**< Fault Handler Status, offset: 0x30004 */
  uint8_t RESERVED_20[8];
  __IO uint32_t FHFLTENC20;                        /**< Fault Enable, offset: 0x30010 */
  __IO uint32_t FHFLTENC21;                        /**< Fault Enable, offset: 0x30014 */
  __IO uint32_t FHFLTENC22;                        /**< Fault Enable, offset: 0x30018 */
  uint8_t RESERVED_21[52];
  __IO uint32_t FHFLTS20;                          /**< Fault Status, offset: 0x30050 */
  __IO uint32_t FHFLTS21;                          /**< Fault Status, offset: 0x30054 */
  __IO uint32_t FHFLTS22;                          /**< Fault Status, offset: 0x30058 */
  uint8_t RESERVED_22[52];
  __IO uint32_t FHFLTRKC20;                        /**< Fault Reaction Set Configuration, offset: 0x30090 */
  __IO uint32_t FHFLTRKC21;                        /**< Fault Reaction Set Configuration, offset: 0x30094 */
  __IO uint32_t FHFLTRKC22;                        /**< Fault Reaction Set Configuration, offset: 0x30098 */
  __IO uint32_t FHFLTRKC23;                        /**< Fault Reaction Set Configuration, offset: 0x3009C */
  __IO uint32_t FHFLTRKC24;                        /**< Fault Reaction Set Configuration, offset: 0x300A0 */
  __IO uint32_t FHFLTRKC25;                        /**< Fault Reaction Set Configuration, offset: 0x300A4 */
  __IO uint32_t FHFLTRKC26;                        /**< Fault Reaction Set Configuration, offset: 0x300A8 */
  __IO uint32_t FHFLTRKC27;                        /**< Fault Reaction Set Configuration, offset: 0x300AC */
  __IO uint32_t FHFLTRKC28;                        /**< Fault Reaction Set Configuration, offset: 0x300B0 */
  uint8_t RESERVED_23[220];
  __IO uint32_t FHIMRKC2_00;                       /**< Immediate Reaction Configuration, offset: 0x30190 */
  __IO uint32_t FHIMRKC2_01;                       /**< Immediate Reaction Configuration, offset: 0x30194 */
  __IO uint32_t FHDLRKC2_00;                       /**< Delayed Reaction Configuration, offset: 0x30198 */
  __IO uint32_t FHDLRKC2_01;                       /**< Delayed Reaction Configuration, offset: 0x3019C */
  __IO uint32_t FHIMRKC2_10;                       /**< Immediate Reaction Configuration, offset: 0x301A0 */
  __IO uint32_t FHIMRKC2_11;                       /**< Immediate Reaction Configuration, offset: 0x301A4 */
  __IO uint32_t FHDLRKC2_10;                       /**< Delayed Reaction Configuration, offset: 0x301A8 */
  __IO uint32_t FHDLRKC2_11;                       /**< Delayed Reaction Configuration, offset: 0x301AC */
  __IO uint32_t FHIMRKC2_20;                       /**< Immediate Reaction Configuration, offset: 0x301B0 */
  __IO uint32_t FHIMRKC2_21;                       /**< Immediate Reaction Configuration, offset: 0x301B4 */
  __IO uint32_t FHDLRKC2_20;                       /**< Delayed Reaction Configuration, offset: 0x301B8 */
  __IO uint32_t FHDLRKC2_21;                       /**< Delayed Reaction Configuration, offset: 0x301BC */
  __IO uint32_t FHIMRKC2_30;                       /**< Immediate Reaction Configuration, offset: 0x301C0 */
  __IO uint32_t FHIMRKC2_31;                       /**< Immediate Reaction Configuration, offset: 0x301C4 */
  __IO uint32_t FHDLRKC2_30;                       /**< Delayed Reaction Configuration, offset: 0x301C8 */
  __IO uint32_t FHDLRKC2_31;                       /**< Delayed Reaction Configuration, offset: 0x301CC */
  __IO uint32_t FHIMRKC2_40;                       /**< Immediate Reaction Configuration, offset: 0x301D0 */
  __IO uint32_t FHIMRKC2_41;                       /**< Immediate Reaction Configuration, offset: 0x301D4 */
  __IO uint32_t FHDLRKC2_40;                       /**< Delayed Reaction Configuration, offset: 0x301D8 */
  __IO uint32_t FHDLRKC2_41;                       /**< Delayed Reaction Configuration, offset: 0x301DC */
  __IO uint32_t FHIMRKC2_50;                       /**< Immediate Reaction Configuration, offset: 0x301E0 */
  __IO uint32_t FHIMRKC2_51;                       /**< Immediate Reaction Configuration, offset: 0x301E4 */
  __IO uint32_t FHDLRKC2_50;                       /**< Delayed Reaction Configuration, offset: 0x301E8 */
  __IO uint32_t FHDLRKC2_51;                       /**< Delayed Reaction Configuration, offset: 0x301EC */
  uint8_t RESERVED_24[65040];
  __IO uint32_t FHCFG3;                            /**< Fault Handler, offset: 0x40000 */
  __I  uint32_t FHSRVDS3;                          /**< Fault Handler Status, offset: 0x40004 */
  uint8_t RESERVED_25[8];
  __IO uint32_t FHFLTENC30;                        /**< Fault Enable, offset: 0x40010 */
  __IO uint32_t FHFLTENC31;                        /**< Fault Enable, offset: 0x40014 */
  __IO uint32_t FHFLTENC32;                        /**< Fault Enable, offset: 0x40018 */
  uint8_t RESERVED_26[52];
  __IO uint32_t FHFLTS30;                          /**< Fault Status, offset: 0x40050 */
  __IO uint32_t FHFLTS31;                          /**< Fault Status, offset: 0x40054 */
  __IO uint32_t FHFLTS32;                          /**< Fault Status, offset: 0x40058 */
  uint8_t RESERVED_27[52];
  __IO uint32_t FHFLTRKC30;                        /**< Fault Reaction Set Configuration, offset: 0x40090 */
  __IO uint32_t FHFLTRKC31;                        /**< Fault Reaction Set Configuration, offset: 0x40094 */
  __IO uint32_t FHFLTRKC32;                        /**< Fault Reaction Set Configuration, offset: 0x40098 */
  __IO uint32_t FHFLTRKC33;                        /**< Fault Reaction Set Configuration, offset: 0x4009C */
  __IO uint32_t FHFLTRKC34;                        /**< Fault Reaction Set Configuration, offset: 0x400A0 */
  __IO uint32_t FHFLTRKC35;                        /**< Fault Reaction Set Configuration, offset: 0x400A4 */
  __IO uint32_t FHFLTRKC36;                        /**< Fault Reaction Set Configuration, offset: 0x400A8 */
  __IO uint32_t FHFLTRKC37;                        /**< Fault Reaction Set Configuration, offset: 0x400AC */
  __IO uint32_t FHFLTRKC38;                        /**< Fault Reaction Set Configuration, offset: 0x400B0 */
  uint8_t RESERVED_28[220];
  __IO uint32_t FHIMRKC3_00;                       /**< Immediate Reaction Configuration, offset: 0x40190 */
  __IO uint32_t FHIMRKC3_01;                       /**< Immediate Reaction Configuration, offset: 0x40194 */
  __IO uint32_t FHDLRKC3_00;                       /**< Delayed Reaction Configuration, offset: 0x40198 */
  __IO uint32_t FHDLRKC3_01;                       /**< Delayed Reaction Configuration, offset: 0x4019C */
  __IO uint32_t FHIMRKC3_10;                       /**< Immediate Reaction Configuration, offset: 0x401A0 */
  __IO uint32_t FHIMRKC3_11;                       /**< Immediate Reaction Configuration, offset: 0x401A4 */
  __IO uint32_t FHDLRKC3_10;                       /**< Delayed Reaction Configuration, offset: 0x401A8 */
  __IO uint32_t FHDLRKC3_11;                       /**< Delayed Reaction Configuration, offset: 0x401AC */
  __IO uint32_t FHIMRKC3_20;                       /**< Immediate Reaction Configuration, offset: 0x401B0 */
  __IO uint32_t FHIMRKC3_21;                       /**< Immediate Reaction Configuration, offset: 0x401B4 */
  __IO uint32_t FHDLRKC3_20;                       /**< Delayed Reaction Configuration, offset: 0x401B8 */
  __IO uint32_t FHDLRKC3_21;                       /**< Delayed Reaction Configuration, offset: 0x401BC */
  __IO uint32_t FHIMRKC3_30;                       /**< Immediate Reaction Configuration, offset: 0x401C0 */
  __IO uint32_t FHIMRKC3_31;                       /**< Immediate Reaction Configuration, offset: 0x401C4 */
  __IO uint32_t FHDLRKC3_30;                       /**< Delayed Reaction Configuration, offset: 0x401C8 */
  __IO uint32_t FHDLRKC3_31;                       /**< Delayed Reaction Configuration, offset: 0x401CC */
  __IO uint32_t FHIMRKC3_40;                       /**< Immediate Reaction Configuration, offset: 0x401D0 */
  __IO uint32_t FHIMRKC3_41;                       /**< Immediate Reaction Configuration, offset: 0x401D4 */
  __IO uint32_t FHDLRKC3_40;                       /**< Delayed Reaction Configuration, offset: 0x401D8 */
  __IO uint32_t FHDLRKC3_41;                       /**< Delayed Reaction Configuration, offset: 0x401DC */
  __IO uint32_t FHIMRKC3_50;                       /**< Immediate Reaction Configuration, offset: 0x401E0 */
  __IO uint32_t FHIMRKC3_51;                       /**< Immediate Reaction Configuration, offset: 0x401E4 */
  __IO uint32_t FHDLRKC3_50;                       /**< Delayed Reaction Configuration, offset: 0x401E8 */
  __IO uint32_t FHDLRKC3_51;                       /**< Delayed Reaction Configuration, offset: 0x401EC */
  uint8_t RESERVED_29[65040];
  __IO uint32_t FHCFG4;                            /**< Fault Handler, offset: 0x50000 */
  __I  uint32_t FHSRVDS4;                          /**< Fault Handler Status, offset: 0x50004 */
  uint8_t RESERVED_30[8];
  __IO uint32_t FHFLTENC40;                        /**< Fault Enable, offset: 0x50010 */
  __IO uint32_t FHFLTENC41;                        /**< Fault Enable, offset: 0x50014 */
  __IO uint32_t FHFLTENC42;                        /**< Fault Enable, offset: 0x50018 */
  uint8_t RESERVED_31[52];
  __IO uint32_t FHFLTS40;                          /**< Fault Status, offset: 0x50050 */
  __IO uint32_t FHFLTS41;                          /**< Fault Status, offset: 0x50054 */
  __IO uint32_t FHFLTS42;                          /**< Fault Status, offset: 0x50058 */
  uint8_t RESERVED_32[52];
  __IO uint32_t FHFLTRKC40;                        /**< Fault Reaction Set Configuration, offset: 0x50090 */
  __IO uint32_t FHFLTRKC41;                        /**< Fault Reaction Set Configuration, offset: 0x50094 */
  __IO uint32_t FHFLTRKC42;                        /**< Fault Reaction Set Configuration, offset: 0x50098 */
  __IO uint32_t FHFLTRKC43;                        /**< Fault Reaction Set Configuration, offset: 0x5009C */
  __IO uint32_t FHFLTRKC44;                        /**< Fault Reaction Set Configuration, offset: 0x500A0 */
  __IO uint32_t FHFLTRKC45;                        /**< Fault Reaction Set Configuration, offset: 0x500A4 */
  __IO uint32_t FHFLTRKC46;                        /**< Fault Reaction Set Configuration, offset: 0x500A8 */
  __IO uint32_t FHFLTRKC47;                        /**< Fault Reaction Set Configuration, offset: 0x500AC */
  __IO uint32_t FHFLTRKC48;                        /**< Fault Reaction Set Configuration, offset: 0x500B0 */
  uint8_t RESERVED_33[220];
  __IO uint32_t FHIMRKC4_00;                       /**< Immediate Reaction Configuration, offset: 0x50190 */
  __IO uint32_t FHIMRKC4_01;                       /**< Immediate Reaction Configuration, offset: 0x50194 */
  __IO uint32_t FHDLRKC4_00;                       /**< Delayed Reaction Configuration, offset: 0x50198 */
  __IO uint32_t FHDLRKC4_01;                       /**< Delayed Reaction Configuration, offset: 0x5019C */
  __IO uint32_t FHIMRKC4_10;                       /**< Immediate Reaction Configuration, offset: 0x501A0 */
  __IO uint32_t FHIMRKC4_11;                       /**< Immediate Reaction Configuration, offset: 0x501A4 */
  __IO uint32_t FHDLRKC4_10;                       /**< Delayed Reaction Configuration, offset: 0x501A8 */
  __IO uint32_t FHDLRKC4_11;                       /**< Delayed Reaction Configuration, offset: 0x501AC */
  __IO uint32_t FHIMRKC4_20;                       /**< Immediate Reaction Configuration, offset: 0x501B0 */
  __IO uint32_t FHIMRKC4_21;                       /**< Immediate Reaction Configuration, offset: 0x501B4 */
  __IO uint32_t FHDLRKC4_20;                       /**< Delayed Reaction Configuration, offset: 0x501B8 */
  __IO uint32_t FHDLRKC4_21;                       /**< Delayed Reaction Configuration, offset: 0x501BC */
  __IO uint32_t FHIMRKC4_30;                       /**< Immediate Reaction Configuration, offset: 0x501C0 */
  __IO uint32_t FHIMRKC4_31;                       /**< Immediate Reaction Configuration, offset: 0x501C4 */
  __IO uint32_t FHDLRKC4_30;                       /**< Delayed Reaction Configuration, offset: 0x501C8 */
  __IO uint32_t FHDLRKC4_31;                       /**< Delayed Reaction Configuration, offset: 0x501CC */
  __IO uint32_t FHIMRKC4_40;                       /**< Immediate Reaction Configuration, offset: 0x501D0 */
  __IO uint32_t FHIMRKC4_41;                       /**< Immediate Reaction Configuration, offset: 0x501D4 */
  __IO uint32_t FHDLRKC4_40;                       /**< Delayed Reaction Configuration, offset: 0x501D8 */
  __IO uint32_t FHDLRKC4_41;                       /**< Delayed Reaction Configuration, offset: 0x501DC */
  __IO uint32_t FHIMRKC4_50;                       /**< Immediate Reaction Configuration, offset: 0x501E0 */
  __IO uint32_t FHIMRKC4_51;                       /**< Immediate Reaction Configuration, offset: 0x501E4 */
  __IO uint32_t FHDLRKC4_50;                       /**< Delayed Reaction Configuration, offset: 0x501E8 */
  __IO uint32_t FHDLRKC4_51;                       /**< Delayed Reaction Configuration, offset: 0x501EC */
  uint8_t RESERVED_34[65040];
  __IO uint32_t FHCFG5;                            /**< Fault Handler, offset: 0x60000 */
  __I  uint32_t FHSRVDS5;                          /**< Fault Handler Status, offset: 0x60004 */
  uint8_t RESERVED_35[8];
  __IO uint32_t FHFLTENC50;                        /**< Fault Enable, offset: 0x60010 */
  __IO uint32_t FHFLTENC51;                        /**< Fault Enable, offset: 0x60014 */
  __IO uint32_t FHFLTENC52;                        /**< Fault Enable, offset: 0x60018 */
  uint8_t RESERVED_36[52];
  __IO uint32_t FHFLTS50;                          /**< Fault Status, offset: 0x60050 */
  __IO uint32_t FHFLTS51;                          /**< Fault Status, offset: 0x60054 */
  __IO uint32_t FHFLTS52;                          /**< Fault Status, offset: 0x60058 */
  uint8_t RESERVED_37[52];
  __IO uint32_t FHFLTRKC50;                        /**< Fault Reaction Set Configuration, offset: 0x60090 */
  __IO uint32_t FHFLTRKC51;                        /**< Fault Reaction Set Configuration, offset: 0x60094 */
  __IO uint32_t FHFLTRKC52;                        /**< Fault Reaction Set Configuration, offset: 0x60098 */
  __IO uint32_t FHFLTRKC53;                        /**< Fault Reaction Set Configuration, offset: 0x6009C */
  __IO uint32_t FHFLTRKC54;                        /**< Fault Reaction Set Configuration, offset: 0x600A0 */
  __IO uint32_t FHFLTRKC55;                        /**< Fault Reaction Set Configuration, offset: 0x600A4 */
  __IO uint32_t FHFLTRKC56;                        /**< Fault Reaction Set Configuration, offset: 0x600A8 */
  __IO uint32_t FHFLTRKC57;                        /**< Fault Reaction Set Configuration, offset: 0x600AC */
  __IO uint32_t FHFLTRKC58;                        /**< Fault Reaction Set Configuration, offset: 0x600B0 */
  uint8_t RESERVED_38[220];
  __IO uint32_t FHIMRKC5_00;                       /**< Immediate Reaction Configuration, offset: 0x60190 */
  __IO uint32_t FHIMRKC5_01;                       /**< Immediate Reaction Configuration, offset: 0x60194 */
  __IO uint32_t FHDLRKC5_00;                       /**< Delayed Reaction Configuration, offset: 0x60198 */
  __IO uint32_t FHDLRKC5_01;                       /**< Delayed Reaction Configuration, offset: 0x6019C */
  __IO uint32_t FHIMRKC5_10;                       /**< Immediate Reaction Configuration, offset: 0x601A0 */
  __IO uint32_t FHIMRKC5_11;                       /**< Immediate Reaction Configuration, offset: 0x601A4 */
  __IO uint32_t FHDLRKC5_10;                       /**< Delayed Reaction Configuration, offset: 0x601A8 */
  __IO uint32_t FHDLRKC5_11;                       /**< Delayed Reaction Configuration, offset: 0x601AC */
  __IO uint32_t FHIMRKC5_20;                       /**< Immediate Reaction Configuration, offset: 0x601B0 */
  __IO uint32_t FHIMRKC5_21;                       /**< Immediate Reaction Configuration, offset: 0x601B4 */
  __IO uint32_t FHDLRKC5_20;                       /**< Delayed Reaction Configuration, offset: 0x601B8 */
  __IO uint32_t FHDLRKC5_21;                       /**< Delayed Reaction Configuration, offset: 0x601BC */
  __IO uint32_t FHIMRKC5_30;                       /**< Immediate Reaction Configuration, offset: 0x601C0 */
  __IO uint32_t FHIMRKC5_31;                       /**< Immediate Reaction Configuration, offset: 0x601C4 */
  __IO uint32_t FHDLRKC5_30;                       /**< Delayed Reaction Configuration, offset: 0x601C8 */
  __IO uint32_t FHDLRKC5_31;                       /**< Delayed Reaction Configuration, offset: 0x601CC */
  __IO uint32_t FHIMRKC5_40;                       /**< Immediate Reaction Configuration, offset: 0x601D0 */
  __IO uint32_t FHIMRKC5_41;                       /**< Immediate Reaction Configuration, offset: 0x601D4 */
  __IO uint32_t FHDLRKC5_40;                       /**< Delayed Reaction Configuration, offset: 0x601D8 */
  __IO uint32_t FHDLRKC5_41;                       /**< Delayed Reaction Configuration, offset: 0x601DC */
  __IO uint32_t FHIMRKC5_50;                       /**< Immediate Reaction Configuration, offset: 0x601E0 */
  __IO uint32_t FHIMRKC5_51;                       /**< Immediate Reaction Configuration, offset: 0x601E4 */
  __IO uint32_t FHDLRKC5_50;                       /**< Delayed Reaction Configuration, offset: 0x601E8 */
  __IO uint32_t FHDLRKC5_51;                       /**< Delayed Reaction Configuration, offset: 0x601EC */
  uint8_t RESERVED_39[65040];
  __IO uint32_t FHCFG6;                            /**< Fault Handler, offset: 0x70000 */
  __I  uint32_t FHSRVDS6;                          /**< Fault Handler Status, offset: 0x70004 */
  uint8_t RESERVED_40[8];
  __IO uint32_t FHFLTENC60;                        /**< Fault Enable, offset: 0x70010 */
  __IO uint32_t FHFLTENC61;                        /**< Fault Enable, offset: 0x70014 */
  __IO uint32_t FHFLTENC62;                        /**< Fault Enable, offset: 0x70018 */
  uint8_t RESERVED_41[52];
  __IO uint32_t FHFLTS60;                          /**< Fault Status, offset: 0x70050 */
  __IO uint32_t FHFLTS61;                          /**< Fault Status, offset: 0x70054 */
  __IO uint32_t FHFLTS62;                          /**< Fault Status, offset: 0x70058 */
  uint8_t RESERVED_42[52];
  __IO uint32_t FHFLTRKC60;                        /**< Fault Reaction Set Configuration, offset: 0x70090 */
  __IO uint32_t FHFLTRKC61;                        /**< Fault Reaction Set Configuration, offset: 0x70094 */
  __IO uint32_t FHFLTRKC62;                        /**< Fault Reaction Set Configuration, offset: 0x70098 */
  __IO uint32_t FHFLTRKC63;                        /**< Fault Reaction Set Configuration, offset: 0x7009C */
  __IO uint32_t FHFLTRKC64;                        /**< Fault Reaction Set Configuration, offset: 0x700A0 */
  __IO uint32_t FHFLTRKC65;                        /**< Fault Reaction Set Configuration, offset: 0x700A4 */
  __IO uint32_t FHFLTRKC66;                        /**< Fault Reaction Set Configuration, offset: 0x700A8 */
  __IO uint32_t FHFLTRKC67;                        /**< Fault Reaction Set Configuration, offset: 0x700AC */
  __IO uint32_t FHFLTRKC68;                        /**< Fault Reaction Set Configuration, offset: 0x700B0 */
  uint8_t RESERVED_43[220];
  __IO uint32_t FHIMRKC6_00;                       /**< Immediate Reaction Configuration, offset: 0x70190 */
  __IO uint32_t FHIMRKC6_01;                       /**< Immediate Reaction Configuration, offset: 0x70194 */
  __IO uint32_t FHDLRKC6_00;                       /**< Delayed Reaction Configuration, offset: 0x70198 */
  __IO uint32_t FHDLRKC6_01;                       /**< Delayed Reaction Configuration, offset: 0x7019C */
  __IO uint32_t FHIMRKC6_10;                       /**< Immediate Reaction Configuration, offset: 0x701A0 */
  __IO uint32_t FHIMRKC6_11;                       /**< Immediate Reaction Configuration, offset: 0x701A4 */
  __IO uint32_t FHDLRKC6_10;                       /**< Delayed Reaction Configuration, offset: 0x701A8 */
  __IO uint32_t FHDLRKC6_11;                       /**< Delayed Reaction Configuration, offset: 0x701AC */
  __IO uint32_t FHIMRKC6_20;                       /**< Immediate Reaction Configuration, offset: 0x701B0 */
  __IO uint32_t FHIMRKC6_21;                       /**< Immediate Reaction Configuration, offset: 0x701B4 */
  __IO uint32_t FHDLRKC6_20;                       /**< Delayed Reaction Configuration, offset: 0x701B8 */
  __IO uint32_t FHDLRKC6_21;                       /**< Delayed Reaction Configuration, offset: 0x701BC */
  __IO uint32_t FHIMRKC6_30;                       /**< Immediate Reaction Configuration, offset: 0x701C0 */
  __IO uint32_t FHIMRKC6_31;                       /**< Immediate Reaction Configuration, offset: 0x701C4 */
  __IO uint32_t FHDLRKC6_30;                       /**< Delayed Reaction Configuration, offset: 0x701C8 */
  __IO uint32_t FHDLRKC6_31;                       /**< Delayed Reaction Configuration, offset: 0x701CC */
  __IO uint32_t FHIMRKC6_40;                       /**< Immediate Reaction Configuration, offset: 0x701D0 */
  __IO uint32_t FHIMRKC6_41;                       /**< Immediate Reaction Configuration, offset: 0x701D4 */
  __IO uint32_t FHDLRKC6_40;                       /**< Delayed Reaction Configuration, offset: 0x701D8 */
  __IO uint32_t FHDLRKC6_41;                       /**< Delayed Reaction Configuration, offset: 0x701DC */
  __IO uint32_t FHIMRKC6_50;                       /**< Immediate Reaction Configuration, offset: 0x701E0 */
  __IO uint32_t FHIMRKC6_51;                       /**< Immediate Reaction Configuration, offset: 0x701E4 */
  __IO uint32_t FHDLRKC6_50;                       /**< Delayed Reaction Configuration, offset: 0x701E8 */
  __IO uint32_t FHDLRKC6_51;                       /**< Delayed Reaction Configuration, offset: 0x701EC */
  uint8_t RESERVED_44[65040];
  __IO uint32_t FHCFG7;                            /**< Fault Handler, offset: 0x80000 */
  __I  uint32_t FHSRVDS7;                          /**< Fault Handler Status, offset: 0x80004 */
  uint8_t RESERVED_45[8];
  __IO uint32_t FHFLTENC70;                        /**< Fault Enable, offset: 0x80010 */
  __IO uint32_t FHFLTENC71;                        /**< Fault Enable, offset: 0x80014 */
  __IO uint32_t FHFLTENC72;                        /**< Fault Enable, offset: 0x80018 */
  uint8_t RESERVED_46[52];
  __IO uint32_t FHFLTS70;                          /**< Fault Status, offset: 0x80050 */
  __IO uint32_t FHFLTS71;                          /**< Fault Status, offset: 0x80054 */
  __IO uint32_t FHFLTS72;                          /**< Fault Status, offset: 0x80058 */
  uint8_t RESERVED_47[52];
  __IO uint32_t FHFLTRKC70;                        /**< Fault Reaction Set Configuration, offset: 0x80090 */
  __IO uint32_t FHFLTRKC71;                        /**< Fault Reaction Set Configuration, offset: 0x80094 */
  __IO uint32_t FHFLTRKC72;                        /**< Fault Reaction Set Configuration, offset: 0x80098 */
  __IO uint32_t FHFLTRKC73;                        /**< Fault Reaction Set Configuration, offset: 0x8009C */
  __IO uint32_t FHFLTRKC74;                        /**< Fault Reaction Set Configuration, offset: 0x800A0 */
  __IO uint32_t FHFLTRKC75;                        /**< Fault Reaction Set Configuration, offset: 0x800A4 */
  __IO uint32_t FHFLTRKC76;                        /**< Fault Reaction Set Configuration, offset: 0x800A8 */
  __IO uint32_t FHFLTRKC77;                        /**< Fault Reaction Set Configuration, offset: 0x800AC */
  __IO uint32_t FHFLTRKC78;                        /**< Fault Reaction Set Configuration, offset: 0x800B0 */
  uint8_t RESERVED_48[220];
  __IO uint32_t FHIMRKC7_00;                       /**< Immediate Reaction Configuration, offset: 0x80190 */
  __IO uint32_t FHIMRKC7_01;                       /**< Immediate Reaction Configuration, offset: 0x80194 */
  __IO uint32_t FHDLRKC7_00;                       /**< Delayed Reaction Configuration, offset: 0x80198 */
  __IO uint32_t FHDLRKC7_01;                       /**< Delayed Reaction Configuration, offset: 0x8019C */
  __IO uint32_t FHIMRKC7_10;                       /**< Immediate Reaction Configuration, offset: 0x801A0 */
  __IO uint32_t FHIMRKC7_11;                       /**< Immediate Reaction Configuration, offset: 0x801A4 */
  __IO uint32_t FHDLRKC7_10;                       /**< Delayed Reaction Configuration, offset: 0x801A8 */
  __IO uint32_t FHDLRKC7_11;                       /**< Delayed Reaction Configuration, offset: 0x801AC */
  __IO uint32_t FHIMRKC7_20;                       /**< Immediate Reaction Configuration, offset: 0x801B0 */
  __IO uint32_t FHIMRKC7_21;                       /**< Immediate Reaction Configuration, offset: 0x801B4 */
  __IO uint32_t FHDLRKC7_20;                       /**< Delayed Reaction Configuration, offset: 0x801B8 */
  __IO uint32_t FHDLRKC7_21;                       /**< Delayed Reaction Configuration, offset: 0x801BC */
  __IO uint32_t FHIMRKC7_30;                       /**< Immediate Reaction Configuration, offset: 0x801C0 */
  __IO uint32_t FHIMRKC7_31;                       /**< Immediate Reaction Configuration, offset: 0x801C4 */
  __IO uint32_t FHDLRKC7_30;                       /**< Delayed Reaction Configuration, offset: 0x801C8 */
  __IO uint32_t FHDLRKC7_31;                       /**< Delayed Reaction Configuration, offset: 0x801CC */
  __IO uint32_t FHIMRKC7_40;                       /**< Immediate Reaction Configuration, offset: 0x801D0 */
  __IO uint32_t FHIMRKC7_41;                       /**< Immediate Reaction Configuration, offset: 0x801D4 */
  __IO uint32_t FHDLRKC7_40;                       /**< Delayed Reaction Configuration, offset: 0x801D8 */
  __IO uint32_t FHDLRKC7_41;                       /**< Delayed Reaction Configuration, offset: 0x801DC */
  __IO uint32_t FHIMRKC7_50;                       /**< Immediate Reaction Configuration, offset: 0x801E0 */
  __IO uint32_t FHIMRKC7_51;                       /**< Immediate Reaction Configuration, offset: 0x801E4 */
  __IO uint32_t FHDLRKC7_50;                       /**< Delayed Reaction Configuration, offset: 0x801E8 */
  __IO uint32_t FHDLRKC7_51;                       /**< Delayed Reaction Configuration, offset: 0x801EC */
} C_VFCCU_Type, *C_VFCCU_MemMapPtr;

/** Number of instances of the C_VFCCU module. */
#define C_VFCCU_INSTANCE_COUNT                   (1u)

/* C_VFCCU - Peripheral instance base addresses */
/** Peripheral C_VFCCU base address */
#define IP_C_VFCCU_BASE                          (0x41C60000u)
/** Peripheral C_VFCCU base pointer */
#define IP_C_VFCCU                               ((C_VFCCU_Type *)IP_C_VFCCU_BASE)
/** Array initializer of C_VFCCU peripheral base addresses */
#define IP_C_VFCCU_BASE_ADDRS                    { IP_C_VFCCU_BASE }
/** Array initializer of C_VFCCU peripheral base pointers */
#define IP_C_VFCCU_BASE_PTRS                     { IP_C_VFCCU }

/* ----------------------------------------------------------------------------
   -- C_VFCCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup C_VFCCU_Register_Masks C_VFCCU Register Masks
 * @{
 */

/*! @name GDFHID_C0 - Global DID-FHID Map */
/*! @{ */

#define C_VFCCU_GDFHID_C0_FHDID0_MASK            (0x7U)
#define C_VFCCU_GDFHID_C0_FHDID0_SHIFT           (0U)
#define C_VFCCU_GDFHID_C0_FHDID0_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID0(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID0_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID0_MASK)

#define C_VFCCU_GDFHID_C0_FHDID1_MASK            (0x70U)
#define C_VFCCU_GDFHID_C0_FHDID1_SHIFT           (4U)
#define C_VFCCU_GDFHID_C0_FHDID1_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID1(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID1_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID1_MASK)

#define C_VFCCU_GDFHID_C0_FHDID2_MASK            (0x700U)
#define C_VFCCU_GDFHID_C0_FHDID2_SHIFT           (8U)
#define C_VFCCU_GDFHID_C0_FHDID2_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID2(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID2_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID2_MASK)

#define C_VFCCU_GDFHID_C0_FHDID3_MASK            (0x7000U)
#define C_VFCCU_GDFHID_C0_FHDID3_SHIFT           (12U)
#define C_VFCCU_GDFHID_C0_FHDID3_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID3(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID3_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID3_MASK)

#define C_VFCCU_GDFHID_C0_FHDID4_MASK            (0x70000U)
#define C_VFCCU_GDFHID_C0_FHDID4_SHIFT           (16U)
#define C_VFCCU_GDFHID_C0_FHDID4_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID4(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID4_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID4_MASK)

#define C_VFCCU_GDFHID_C0_FHDID5_MASK            (0x700000U)
#define C_VFCCU_GDFHID_C0_FHDID5_SHIFT           (20U)
#define C_VFCCU_GDFHID_C0_FHDID5_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID5(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID5_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID5_MASK)

#define C_VFCCU_GDFHID_C0_FHDID6_MASK            (0x7000000U)
#define C_VFCCU_GDFHID_C0_FHDID6_SHIFT           (24U)
#define C_VFCCU_GDFHID_C0_FHDID6_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID6(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID6_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID6_MASK)

#define C_VFCCU_GDFHID_C0_FHDID7_MASK            (0x70000000U)
#define C_VFCCU_GDFHID_C0_FHDID7_SHIFT           (28U)
#define C_VFCCU_GDFHID_C0_FHDID7_WIDTH           (3U)
#define C_VFCCU_GDFHID_C0_FHDID7(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C0_FHDID7_SHIFT)) & C_VFCCU_GDFHID_C0_FHDID7_MASK)
/*! @} */

/*! @name GDFHID_C1 - Global DID-FHID Map */
/*! @{ */

#define C_VFCCU_GDFHID_C1_FHDID8_MASK            (0x7U)
#define C_VFCCU_GDFHID_C1_FHDID8_SHIFT           (0U)
#define C_VFCCU_GDFHID_C1_FHDID8_WIDTH           (3U)
#define C_VFCCU_GDFHID_C1_FHDID8(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID8_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID8_MASK)

#define C_VFCCU_GDFHID_C1_FHDID9_MASK            (0x70U)
#define C_VFCCU_GDFHID_C1_FHDID9_SHIFT           (4U)
#define C_VFCCU_GDFHID_C1_FHDID9_WIDTH           (3U)
#define C_VFCCU_GDFHID_C1_FHDID9(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID9_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID9_MASK)

#define C_VFCCU_GDFHID_C1_FHDID10_MASK           (0x700U)
#define C_VFCCU_GDFHID_C1_FHDID10_SHIFT          (8U)
#define C_VFCCU_GDFHID_C1_FHDID10_WIDTH          (3U)
#define C_VFCCU_GDFHID_C1_FHDID10(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID10_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID10_MASK)

#define C_VFCCU_GDFHID_C1_FHDID11_MASK           (0x7000U)
#define C_VFCCU_GDFHID_C1_FHDID11_SHIFT          (12U)
#define C_VFCCU_GDFHID_C1_FHDID11_WIDTH          (3U)
#define C_VFCCU_GDFHID_C1_FHDID11(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID11_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID11_MASK)

#define C_VFCCU_GDFHID_C1_FHDID12_MASK           (0x70000U)
#define C_VFCCU_GDFHID_C1_FHDID12_SHIFT          (16U)
#define C_VFCCU_GDFHID_C1_FHDID12_WIDTH          (3U)
#define C_VFCCU_GDFHID_C1_FHDID12(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID12_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID12_MASK)

#define C_VFCCU_GDFHID_C1_FHDID13_MASK           (0x700000U)
#define C_VFCCU_GDFHID_C1_FHDID13_SHIFT          (20U)
#define C_VFCCU_GDFHID_C1_FHDID13_WIDTH          (3U)
#define C_VFCCU_GDFHID_C1_FHDID13(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID13_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID13_MASK)

#define C_VFCCU_GDFHID_C1_FHDID14_MASK           (0x7000000U)
#define C_VFCCU_GDFHID_C1_FHDID14_SHIFT          (24U)
#define C_VFCCU_GDFHID_C1_FHDID14_WIDTH          (3U)
#define C_VFCCU_GDFHID_C1_FHDID14(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID14_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID14_MASK)

#define C_VFCCU_GDFHID_C1_FHDID15_MASK           (0x70000000U)
#define C_VFCCU_GDFHID_C1_FHDID15_SHIFT          (28U)
#define C_VFCCU_GDFHID_C1_FHDID15_WIDTH          (3U)
#define C_VFCCU_GDFHID_C1_FHDID15(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDFHID_C1_FHDID15_SHIFT)) & C_VFCCU_GDFHID_C1_FHDID15_MASK)
/*! @} */

/*! @name GFLTPO_C0 - Global Fault Polarity */
/*! @{ */

#define C_VFCCU_GFLTPO_C0_PS0_MASK               (0x1U)
#define C_VFCCU_GFLTPO_C0_PS0_SHIFT              (0U)
#define C_VFCCU_GFLTPO_C0_PS0_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS0(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS0_SHIFT)) & C_VFCCU_GFLTPO_C0_PS0_MASK)

#define C_VFCCU_GFLTPO_C0_PS1_MASK               (0x2U)
#define C_VFCCU_GFLTPO_C0_PS1_SHIFT              (1U)
#define C_VFCCU_GFLTPO_C0_PS1_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS1(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS1_SHIFT)) & C_VFCCU_GFLTPO_C0_PS1_MASK)

#define C_VFCCU_GFLTPO_C0_PS2_MASK               (0x4U)
#define C_VFCCU_GFLTPO_C0_PS2_SHIFT              (2U)
#define C_VFCCU_GFLTPO_C0_PS2_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS2(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS2_SHIFT)) & C_VFCCU_GFLTPO_C0_PS2_MASK)

#define C_VFCCU_GFLTPO_C0_PS3_MASK               (0x8U)
#define C_VFCCU_GFLTPO_C0_PS3_SHIFT              (3U)
#define C_VFCCU_GFLTPO_C0_PS3_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS3(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS3_SHIFT)) & C_VFCCU_GFLTPO_C0_PS3_MASK)

#define C_VFCCU_GFLTPO_C0_PS4_MASK               (0x10U)
#define C_VFCCU_GFLTPO_C0_PS4_SHIFT              (4U)
#define C_VFCCU_GFLTPO_C0_PS4_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS4(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS4_SHIFT)) & C_VFCCU_GFLTPO_C0_PS4_MASK)

#define C_VFCCU_GFLTPO_C0_PS5_MASK               (0x20U)
#define C_VFCCU_GFLTPO_C0_PS5_SHIFT              (5U)
#define C_VFCCU_GFLTPO_C0_PS5_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS5(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS5_SHIFT)) & C_VFCCU_GFLTPO_C0_PS5_MASK)

#define C_VFCCU_GFLTPO_C0_PS6_MASK               (0x40U)
#define C_VFCCU_GFLTPO_C0_PS6_SHIFT              (6U)
#define C_VFCCU_GFLTPO_C0_PS6_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS6(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS6_SHIFT)) & C_VFCCU_GFLTPO_C0_PS6_MASK)

#define C_VFCCU_GFLTPO_C0_PS7_MASK               (0x80U)
#define C_VFCCU_GFLTPO_C0_PS7_SHIFT              (7U)
#define C_VFCCU_GFLTPO_C0_PS7_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS7(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS7_SHIFT)) & C_VFCCU_GFLTPO_C0_PS7_MASK)

#define C_VFCCU_GFLTPO_C0_PS8_MASK               (0x100U)
#define C_VFCCU_GFLTPO_C0_PS8_SHIFT              (8U)
#define C_VFCCU_GFLTPO_C0_PS8_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS8(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS8_SHIFT)) & C_VFCCU_GFLTPO_C0_PS8_MASK)

#define C_VFCCU_GFLTPO_C0_PS9_MASK               (0x200U)
#define C_VFCCU_GFLTPO_C0_PS9_SHIFT              (9U)
#define C_VFCCU_GFLTPO_C0_PS9_WIDTH              (1U)
#define C_VFCCU_GFLTPO_C0_PS9(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS9_SHIFT)) & C_VFCCU_GFLTPO_C0_PS9_MASK)

#define C_VFCCU_GFLTPO_C0_PS10_MASK              (0x400U)
#define C_VFCCU_GFLTPO_C0_PS10_SHIFT             (10U)
#define C_VFCCU_GFLTPO_C0_PS10_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS10(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS10_SHIFT)) & C_VFCCU_GFLTPO_C0_PS10_MASK)

#define C_VFCCU_GFLTPO_C0_PS11_MASK              (0x800U)
#define C_VFCCU_GFLTPO_C0_PS11_SHIFT             (11U)
#define C_VFCCU_GFLTPO_C0_PS11_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS11(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS11_SHIFT)) & C_VFCCU_GFLTPO_C0_PS11_MASK)

#define C_VFCCU_GFLTPO_C0_PS12_MASK              (0x1000U)
#define C_VFCCU_GFLTPO_C0_PS12_SHIFT             (12U)
#define C_VFCCU_GFLTPO_C0_PS12_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS12(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS12_SHIFT)) & C_VFCCU_GFLTPO_C0_PS12_MASK)

#define C_VFCCU_GFLTPO_C0_PS13_MASK              (0x2000U)
#define C_VFCCU_GFLTPO_C0_PS13_SHIFT             (13U)
#define C_VFCCU_GFLTPO_C0_PS13_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS13(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS13_SHIFT)) & C_VFCCU_GFLTPO_C0_PS13_MASK)

#define C_VFCCU_GFLTPO_C0_PS14_MASK              (0x4000U)
#define C_VFCCU_GFLTPO_C0_PS14_SHIFT             (14U)
#define C_VFCCU_GFLTPO_C0_PS14_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS14(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS14_SHIFT)) & C_VFCCU_GFLTPO_C0_PS14_MASK)

#define C_VFCCU_GFLTPO_C0_PS15_MASK              (0x8000U)
#define C_VFCCU_GFLTPO_C0_PS15_SHIFT             (15U)
#define C_VFCCU_GFLTPO_C0_PS15_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS15(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS15_SHIFT)) & C_VFCCU_GFLTPO_C0_PS15_MASK)

#define C_VFCCU_GFLTPO_C0_PS16_MASK              (0x10000U)
#define C_VFCCU_GFLTPO_C0_PS16_SHIFT             (16U)
#define C_VFCCU_GFLTPO_C0_PS16_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS16(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS16_SHIFT)) & C_VFCCU_GFLTPO_C0_PS16_MASK)

#define C_VFCCU_GFLTPO_C0_PS17_MASK              (0x20000U)
#define C_VFCCU_GFLTPO_C0_PS17_SHIFT             (17U)
#define C_VFCCU_GFLTPO_C0_PS17_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS17(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS17_SHIFT)) & C_VFCCU_GFLTPO_C0_PS17_MASK)

#define C_VFCCU_GFLTPO_C0_PS18_MASK              (0x40000U)
#define C_VFCCU_GFLTPO_C0_PS18_SHIFT             (18U)
#define C_VFCCU_GFLTPO_C0_PS18_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS18(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS18_SHIFT)) & C_VFCCU_GFLTPO_C0_PS18_MASK)

#define C_VFCCU_GFLTPO_C0_PS19_MASK              (0x80000U)
#define C_VFCCU_GFLTPO_C0_PS19_SHIFT             (19U)
#define C_VFCCU_GFLTPO_C0_PS19_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS19(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS19_SHIFT)) & C_VFCCU_GFLTPO_C0_PS19_MASK)

#define C_VFCCU_GFLTPO_C0_PS20_MASK              (0x100000U)
#define C_VFCCU_GFLTPO_C0_PS20_SHIFT             (20U)
#define C_VFCCU_GFLTPO_C0_PS20_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS20(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS20_SHIFT)) & C_VFCCU_GFLTPO_C0_PS20_MASK)

#define C_VFCCU_GFLTPO_C0_PS21_MASK              (0x200000U)
#define C_VFCCU_GFLTPO_C0_PS21_SHIFT             (21U)
#define C_VFCCU_GFLTPO_C0_PS21_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS21(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS21_SHIFT)) & C_VFCCU_GFLTPO_C0_PS21_MASK)

#define C_VFCCU_GFLTPO_C0_PS22_MASK              (0x400000U)
#define C_VFCCU_GFLTPO_C0_PS22_SHIFT             (22U)
#define C_VFCCU_GFLTPO_C0_PS22_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS22(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS22_SHIFT)) & C_VFCCU_GFLTPO_C0_PS22_MASK)

#define C_VFCCU_GFLTPO_C0_PS23_MASK              (0x800000U)
#define C_VFCCU_GFLTPO_C0_PS23_SHIFT             (23U)
#define C_VFCCU_GFLTPO_C0_PS23_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS23(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS23_SHIFT)) & C_VFCCU_GFLTPO_C0_PS23_MASK)

#define C_VFCCU_GFLTPO_C0_PS24_MASK              (0x1000000U)
#define C_VFCCU_GFLTPO_C0_PS24_SHIFT             (24U)
#define C_VFCCU_GFLTPO_C0_PS24_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS24(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS24_SHIFT)) & C_VFCCU_GFLTPO_C0_PS24_MASK)

#define C_VFCCU_GFLTPO_C0_PS25_MASK              (0x2000000U)
#define C_VFCCU_GFLTPO_C0_PS25_SHIFT             (25U)
#define C_VFCCU_GFLTPO_C0_PS25_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS25(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS25_SHIFT)) & C_VFCCU_GFLTPO_C0_PS25_MASK)

#define C_VFCCU_GFLTPO_C0_PS26_MASK              (0x4000000U)
#define C_VFCCU_GFLTPO_C0_PS26_SHIFT             (26U)
#define C_VFCCU_GFLTPO_C0_PS26_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS26(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS26_SHIFT)) & C_VFCCU_GFLTPO_C0_PS26_MASK)

#define C_VFCCU_GFLTPO_C0_PS27_MASK              (0x8000000U)
#define C_VFCCU_GFLTPO_C0_PS27_SHIFT             (27U)
#define C_VFCCU_GFLTPO_C0_PS27_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS27(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS27_SHIFT)) & C_VFCCU_GFLTPO_C0_PS27_MASK)

#define C_VFCCU_GFLTPO_C0_PS28_MASK              (0x10000000U)
#define C_VFCCU_GFLTPO_C0_PS28_SHIFT             (28U)
#define C_VFCCU_GFLTPO_C0_PS28_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS28(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS28_SHIFT)) & C_VFCCU_GFLTPO_C0_PS28_MASK)

#define C_VFCCU_GFLTPO_C0_PS29_MASK              (0x20000000U)
#define C_VFCCU_GFLTPO_C0_PS29_SHIFT             (29U)
#define C_VFCCU_GFLTPO_C0_PS29_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS29(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS29_SHIFT)) & C_VFCCU_GFLTPO_C0_PS29_MASK)

#define C_VFCCU_GFLTPO_C0_PS30_MASK              (0x40000000U)
#define C_VFCCU_GFLTPO_C0_PS30_SHIFT             (30U)
#define C_VFCCU_GFLTPO_C0_PS30_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS30(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS30_SHIFT)) & C_VFCCU_GFLTPO_C0_PS30_MASK)

#define C_VFCCU_GFLTPO_C0_PS31_MASK              (0x80000000U)
#define C_VFCCU_GFLTPO_C0_PS31_SHIFT             (31U)
#define C_VFCCU_GFLTPO_C0_PS31_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C0_PS31(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C0_PS31_SHIFT)) & C_VFCCU_GFLTPO_C0_PS31_MASK)
/*! @} */

/*! @name GFLTPO_C1 - Global Fault Polarity */
/*! @{ */

#define C_VFCCU_GFLTPO_C1_PS32_MASK              (0x1U)
#define C_VFCCU_GFLTPO_C1_PS32_SHIFT             (0U)
#define C_VFCCU_GFLTPO_C1_PS32_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS32(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS32_SHIFT)) & C_VFCCU_GFLTPO_C1_PS32_MASK)

#define C_VFCCU_GFLTPO_C1_PS33_MASK              (0x2U)
#define C_VFCCU_GFLTPO_C1_PS33_SHIFT             (1U)
#define C_VFCCU_GFLTPO_C1_PS33_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS33(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS33_SHIFT)) & C_VFCCU_GFLTPO_C1_PS33_MASK)

#define C_VFCCU_GFLTPO_C1_PS34_MASK              (0x4U)
#define C_VFCCU_GFLTPO_C1_PS34_SHIFT             (2U)
#define C_VFCCU_GFLTPO_C1_PS34_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS34(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS34_SHIFT)) & C_VFCCU_GFLTPO_C1_PS34_MASK)

#define C_VFCCU_GFLTPO_C1_PS35_MASK              (0x8U)
#define C_VFCCU_GFLTPO_C1_PS35_SHIFT             (3U)
#define C_VFCCU_GFLTPO_C1_PS35_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS35(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS35_SHIFT)) & C_VFCCU_GFLTPO_C1_PS35_MASK)

#define C_VFCCU_GFLTPO_C1_PS36_MASK              (0x10U)
#define C_VFCCU_GFLTPO_C1_PS36_SHIFT             (4U)
#define C_VFCCU_GFLTPO_C1_PS36_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS36(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS36_SHIFT)) & C_VFCCU_GFLTPO_C1_PS36_MASK)

#define C_VFCCU_GFLTPO_C1_PS37_MASK              (0x20U)
#define C_VFCCU_GFLTPO_C1_PS37_SHIFT             (5U)
#define C_VFCCU_GFLTPO_C1_PS37_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS37(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS37_SHIFT)) & C_VFCCU_GFLTPO_C1_PS37_MASK)

#define C_VFCCU_GFLTPO_C1_PS38_MASK              (0x40U)
#define C_VFCCU_GFLTPO_C1_PS38_SHIFT             (6U)
#define C_VFCCU_GFLTPO_C1_PS38_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS38(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS38_SHIFT)) & C_VFCCU_GFLTPO_C1_PS38_MASK)

#define C_VFCCU_GFLTPO_C1_PS39_MASK              (0x80U)
#define C_VFCCU_GFLTPO_C1_PS39_SHIFT             (7U)
#define C_VFCCU_GFLTPO_C1_PS39_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS39(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS39_SHIFT)) & C_VFCCU_GFLTPO_C1_PS39_MASK)

#define C_VFCCU_GFLTPO_C1_PS40_MASK              (0x100U)
#define C_VFCCU_GFLTPO_C1_PS40_SHIFT             (8U)
#define C_VFCCU_GFLTPO_C1_PS40_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS40(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS40_SHIFT)) & C_VFCCU_GFLTPO_C1_PS40_MASK)

#define C_VFCCU_GFLTPO_C1_PS41_MASK              (0x200U)
#define C_VFCCU_GFLTPO_C1_PS41_SHIFT             (9U)
#define C_VFCCU_GFLTPO_C1_PS41_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS41(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS41_SHIFT)) & C_VFCCU_GFLTPO_C1_PS41_MASK)

#define C_VFCCU_GFLTPO_C1_PS42_MASK              (0x400U)
#define C_VFCCU_GFLTPO_C1_PS42_SHIFT             (10U)
#define C_VFCCU_GFLTPO_C1_PS42_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS42(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS42_SHIFT)) & C_VFCCU_GFLTPO_C1_PS42_MASK)

#define C_VFCCU_GFLTPO_C1_PS43_MASK              (0x800U)
#define C_VFCCU_GFLTPO_C1_PS43_SHIFT             (11U)
#define C_VFCCU_GFLTPO_C1_PS43_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS43(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS43_SHIFT)) & C_VFCCU_GFLTPO_C1_PS43_MASK)

#define C_VFCCU_GFLTPO_C1_PS44_MASK              (0x1000U)
#define C_VFCCU_GFLTPO_C1_PS44_SHIFT             (12U)
#define C_VFCCU_GFLTPO_C1_PS44_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS44(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS44_SHIFT)) & C_VFCCU_GFLTPO_C1_PS44_MASK)

#define C_VFCCU_GFLTPO_C1_PS45_MASK              (0x2000U)
#define C_VFCCU_GFLTPO_C1_PS45_SHIFT             (13U)
#define C_VFCCU_GFLTPO_C1_PS45_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS45(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS45_SHIFT)) & C_VFCCU_GFLTPO_C1_PS45_MASK)

#define C_VFCCU_GFLTPO_C1_PS46_MASK              (0x4000U)
#define C_VFCCU_GFLTPO_C1_PS46_SHIFT             (14U)
#define C_VFCCU_GFLTPO_C1_PS46_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS46(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS46_SHIFT)) & C_VFCCU_GFLTPO_C1_PS46_MASK)

#define C_VFCCU_GFLTPO_C1_PS47_MASK              (0x8000U)
#define C_VFCCU_GFLTPO_C1_PS47_SHIFT             (15U)
#define C_VFCCU_GFLTPO_C1_PS47_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS47(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS47_SHIFT)) & C_VFCCU_GFLTPO_C1_PS47_MASK)

#define C_VFCCU_GFLTPO_C1_PS48_MASK              (0x10000U)
#define C_VFCCU_GFLTPO_C1_PS48_SHIFT             (16U)
#define C_VFCCU_GFLTPO_C1_PS48_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS48(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS48_SHIFT)) & C_VFCCU_GFLTPO_C1_PS48_MASK)

#define C_VFCCU_GFLTPO_C1_PS49_MASK              (0x20000U)
#define C_VFCCU_GFLTPO_C1_PS49_SHIFT             (17U)
#define C_VFCCU_GFLTPO_C1_PS49_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS49(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS49_SHIFT)) & C_VFCCU_GFLTPO_C1_PS49_MASK)

#define C_VFCCU_GFLTPO_C1_PS50_MASK              (0x40000U)
#define C_VFCCU_GFLTPO_C1_PS50_SHIFT             (18U)
#define C_VFCCU_GFLTPO_C1_PS50_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS50(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS50_SHIFT)) & C_VFCCU_GFLTPO_C1_PS50_MASK)

#define C_VFCCU_GFLTPO_C1_PS51_MASK              (0x80000U)
#define C_VFCCU_GFLTPO_C1_PS51_SHIFT             (19U)
#define C_VFCCU_GFLTPO_C1_PS51_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS51(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS51_SHIFT)) & C_VFCCU_GFLTPO_C1_PS51_MASK)

#define C_VFCCU_GFLTPO_C1_PS52_MASK              (0x100000U)
#define C_VFCCU_GFLTPO_C1_PS52_SHIFT             (20U)
#define C_VFCCU_GFLTPO_C1_PS52_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS52(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS52_SHIFT)) & C_VFCCU_GFLTPO_C1_PS52_MASK)

#define C_VFCCU_GFLTPO_C1_PS53_MASK              (0x200000U)
#define C_VFCCU_GFLTPO_C1_PS53_SHIFT             (21U)
#define C_VFCCU_GFLTPO_C1_PS53_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS53(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS53_SHIFT)) & C_VFCCU_GFLTPO_C1_PS53_MASK)

#define C_VFCCU_GFLTPO_C1_PS54_MASK              (0x400000U)
#define C_VFCCU_GFLTPO_C1_PS54_SHIFT             (22U)
#define C_VFCCU_GFLTPO_C1_PS54_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS54(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS54_SHIFT)) & C_VFCCU_GFLTPO_C1_PS54_MASK)

#define C_VFCCU_GFLTPO_C1_PS55_MASK              (0x800000U)
#define C_VFCCU_GFLTPO_C1_PS55_SHIFT             (23U)
#define C_VFCCU_GFLTPO_C1_PS55_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS55(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS55_SHIFT)) & C_VFCCU_GFLTPO_C1_PS55_MASK)

#define C_VFCCU_GFLTPO_C1_PS56_MASK              (0x1000000U)
#define C_VFCCU_GFLTPO_C1_PS56_SHIFT             (24U)
#define C_VFCCU_GFLTPO_C1_PS56_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS56(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS56_SHIFT)) & C_VFCCU_GFLTPO_C1_PS56_MASK)

#define C_VFCCU_GFLTPO_C1_PS57_MASK              (0x2000000U)
#define C_VFCCU_GFLTPO_C1_PS57_SHIFT             (25U)
#define C_VFCCU_GFLTPO_C1_PS57_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS57(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS57_SHIFT)) & C_VFCCU_GFLTPO_C1_PS57_MASK)

#define C_VFCCU_GFLTPO_C1_PS58_MASK              (0x4000000U)
#define C_VFCCU_GFLTPO_C1_PS58_SHIFT             (26U)
#define C_VFCCU_GFLTPO_C1_PS58_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS58(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS58_SHIFT)) & C_VFCCU_GFLTPO_C1_PS58_MASK)

#define C_VFCCU_GFLTPO_C1_PS59_MASK              (0x8000000U)
#define C_VFCCU_GFLTPO_C1_PS59_SHIFT             (27U)
#define C_VFCCU_GFLTPO_C1_PS59_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS59(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS59_SHIFT)) & C_VFCCU_GFLTPO_C1_PS59_MASK)

#define C_VFCCU_GFLTPO_C1_PS60_MASK              (0x10000000U)
#define C_VFCCU_GFLTPO_C1_PS60_SHIFT             (28U)
#define C_VFCCU_GFLTPO_C1_PS60_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS60(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS60_SHIFT)) & C_VFCCU_GFLTPO_C1_PS60_MASK)

#define C_VFCCU_GFLTPO_C1_PS61_MASK              (0x20000000U)
#define C_VFCCU_GFLTPO_C1_PS61_SHIFT             (29U)
#define C_VFCCU_GFLTPO_C1_PS61_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS61(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS61_SHIFT)) & C_VFCCU_GFLTPO_C1_PS61_MASK)

#define C_VFCCU_GFLTPO_C1_PS62_MASK              (0x40000000U)
#define C_VFCCU_GFLTPO_C1_PS62_SHIFT             (30U)
#define C_VFCCU_GFLTPO_C1_PS62_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS62(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS62_SHIFT)) & C_VFCCU_GFLTPO_C1_PS62_MASK)

#define C_VFCCU_GFLTPO_C1_PS63_MASK              (0x80000000U)
#define C_VFCCU_GFLTPO_C1_PS63_SHIFT             (31U)
#define C_VFCCU_GFLTPO_C1_PS63_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C1_PS63(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C1_PS63_SHIFT)) & C_VFCCU_GFLTPO_C1_PS63_MASK)
/*! @} */

/*! @name GFLTPO_C2 - Global Fault Polarity */
/*! @{ */

#define C_VFCCU_GFLTPO_C2_PS64_MASK              (0x1U)
#define C_VFCCU_GFLTPO_C2_PS64_SHIFT             (0U)
#define C_VFCCU_GFLTPO_C2_PS64_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C2_PS64(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C2_PS64_SHIFT)) & C_VFCCU_GFLTPO_C2_PS64_MASK)

#define C_VFCCU_GFLTPO_C2_PS65_MASK              (0x2U)
#define C_VFCCU_GFLTPO_C2_PS65_SHIFT             (1U)
#define C_VFCCU_GFLTPO_C2_PS65_WIDTH             (1U)
#define C_VFCCU_GFLTPO_C2_PS65(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTPO_C2_PS65_SHIFT)) & C_VFCCU_GFLTPO_C2_PS65_MASK)
/*! @} */

/*! @name GFLTRC_C0 - Global Fault Recovery */
/*! @{ */

#define C_VFCCU_GFLTRC_C0_RHWSW0_MASK            (0x1U)
#define C_VFCCU_GFLTRC_C0_RHWSW0_SHIFT           (0U)
#define C_VFCCU_GFLTRC_C0_RHWSW0_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW0(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW0_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW0_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW1_MASK            (0x2U)
#define C_VFCCU_GFLTRC_C0_RHWSW1_SHIFT           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW1_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW1(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW1_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW1_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW2_MASK            (0x4U)
#define C_VFCCU_GFLTRC_C0_RHWSW2_SHIFT           (2U)
#define C_VFCCU_GFLTRC_C0_RHWSW2_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW2(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW2_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW2_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW3_MASK            (0x8U)
#define C_VFCCU_GFLTRC_C0_RHWSW3_SHIFT           (3U)
#define C_VFCCU_GFLTRC_C0_RHWSW3_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW3(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW3_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW3_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW4_MASK            (0x10U)
#define C_VFCCU_GFLTRC_C0_RHWSW4_SHIFT           (4U)
#define C_VFCCU_GFLTRC_C0_RHWSW4_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW4(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW4_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW4_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW5_MASK            (0x20U)
#define C_VFCCU_GFLTRC_C0_RHWSW5_SHIFT           (5U)
#define C_VFCCU_GFLTRC_C0_RHWSW5_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW5(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW5_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW5_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW6_MASK            (0x40U)
#define C_VFCCU_GFLTRC_C0_RHWSW6_SHIFT           (6U)
#define C_VFCCU_GFLTRC_C0_RHWSW6_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW6(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW6_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW6_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW7_MASK            (0x80U)
#define C_VFCCU_GFLTRC_C0_RHWSW7_SHIFT           (7U)
#define C_VFCCU_GFLTRC_C0_RHWSW7_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW7(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW7_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW7_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW8_MASK            (0x100U)
#define C_VFCCU_GFLTRC_C0_RHWSW8_SHIFT           (8U)
#define C_VFCCU_GFLTRC_C0_RHWSW8_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW8(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW8_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW8_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW9_MASK            (0x200U)
#define C_VFCCU_GFLTRC_C0_RHWSW9_SHIFT           (9U)
#define C_VFCCU_GFLTRC_C0_RHWSW9_WIDTH           (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW9(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW9_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW9_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW10_MASK           (0x400U)
#define C_VFCCU_GFLTRC_C0_RHWSW10_SHIFT          (10U)
#define C_VFCCU_GFLTRC_C0_RHWSW10_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW10(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW10_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW10_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW11_MASK           (0x800U)
#define C_VFCCU_GFLTRC_C0_RHWSW11_SHIFT          (11U)
#define C_VFCCU_GFLTRC_C0_RHWSW11_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW11(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW11_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW11_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW12_MASK           (0x1000U)
#define C_VFCCU_GFLTRC_C0_RHWSW12_SHIFT          (12U)
#define C_VFCCU_GFLTRC_C0_RHWSW12_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW12(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW12_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW12_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW13_MASK           (0x2000U)
#define C_VFCCU_GFLTRC_C0_RHWSW13_SHIFT          (13U)
#define C_VFCCU_GFLTRC_C0_RHWSW13_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW13(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW13_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW13_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW14_MASK           (0x4000U)
#define C_VFCCU_GFLTRC_C0_RHWSW14_SHIFT          (14U)
#define C_VFCCU_GFLTRC_C0_RHWSW14_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW14(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW14_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW14_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW15_MASK           (0x8000U)
#define C_VFCCU_GFLTRC_C0_RHWSW15_SHIFT          (15U)
#define C_VFCCU_GFLTRC_C0_RHWSW15_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW15(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW15_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW15_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW16_MASK           (0x10000U)
#define C_VFCCU_GFLTRC_C0_RHWSW16_SHIFT          (16U)
#define C_VFCCU_GFLTRC_C0_RHWSW16_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW16(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW16_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW16_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW17_MASK           (0x20000U)
#define C_VFCCU_GFLTRC_C0_RHWSW17_SHIFT          (17U)
#define C_VFCCU_GFLTRC_C0_RHWSW17_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW17(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW17_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW17_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW18_MASK           (0x40000U)
#define C_VFCCU_GFLTRC_C0_RHWSW18_SHIFT          (18U)
#define C_VFCCU_GFLTRC_C0_RHWSW18_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW18(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW18_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW18_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW19_MASK           (0x80000U)
#define C_VFCCU_GFLTRC_C0_RHWSW19_SHIFT          (19U)
#define C_VFCCU_GFLTRC_C0_RHWSW19_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW19(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW19_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW19_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW20_MASK           (0x100000U)
#define C_VFCCU_GFLTRC_C0_RHWSW20_SHIFT          (20U)
#define C_VFCCU_GFLTRC_C0_RHWSW20_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW20(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW20_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW20_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW21_MASK           (0x200000U)
#define C_VFCCU_GFLTRC_C0_RHWSW21_SHIFT          (21U)
#define C_VFCCU_GFLTRC_C0_RHWSW21_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW21(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW21_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW21_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW22_MASK           (0x400000U)
#define C_VFCCU_GFLTRC_C0_RHWSW22_SHIFT          (22U)
#define C_VFCCU_GFLTRC_C0_RHWSW22_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW22(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW22_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW22_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW23_MASK           (0x800000U)
#define C_VFCCU_GFLTRC_C0_RHWSW23_SHIFT          (23U)
#define C_VFCCU_GFLTRC_C0_RHWSW23_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW23(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW23_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW23_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW24_MASK           (0x1000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW24_SHIFT          (24U)
#define C_VFCCU_GFLTRC_C0_RHWSW24_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW24(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW24_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW24_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW25_MASK           (0x2000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW25_SHIFT          (25U)
#define C_VFCCU_GFLTRC_C0_RHWSW25_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW25(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW25_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW25_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW26_MASK           (0x4000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW26_SHIFT          (26U)
#define C_VFCCU_GFLTRC_C0_RHWSW26_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW26(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW26_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW26_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW27_MASK           (0x8000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW27_SHIFT          (27U)
#define C_VFCCU_GFLTRC_C0_RHWSW27_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW27(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW27_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW27_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW28_MASK           (0x10000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW28_SHIFT          (28U)
#define C_VFCCU_GFLTRC_C0_RHWSW28_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW28(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW28_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW28_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW29_MASK           (0x20000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW29_SHIFT          (29U)
#define C_VFCCU_GFLTRC_C0_RHWSW29_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW29(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW29_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW29_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW30_MASK           (0x40000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW30_SHIFT          (30U)
#define C_VFCCU_GFLTRC_C0_RHWSW30_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW30(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW30_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW30_MASK)

#define C_VFCCU_GFLTRC_C0_RHWSW31_MASK           (0x80000000U)
#define C_VFCCU_GFLTRC_C0_RHWSW31_SHIFT          (31U)
#define C_VFCCU_GFLTRC_C0_RHWSW31_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C0_RHWSW31(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C0_RHWSW31_SHIFT)) & C_VFCCU_GFLTRC_C0_RHWSW31_MASK)
/*! @} */

/*! @name GFLTRC_C1 - Global Fault Recovery */
/*! @{ */

#define C_VFCCU_GFLTRC_C1_RHWSW32_MASK           (0x1U)
#define C_VFCCU_GFLTRC_C1_RHWSW32_SHIFT          (0U)
#define C_VFCCU_GFLTRC_C1_RHWSW32_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW32(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW32_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW32_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW33_MASK           (0x2U)
#define C_VFCCU_GFLTRC_C1_RHWSW33_SHIFT          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW33_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW33(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW33_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW33_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW34_MASK           (0x4U)
#define C_VFCCU_GFLTRC_C1_RHWSW34_SHIFT          (2U)
#define C_VFCCU_GFLTRC_C1_RHWSW34_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW34(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW34_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW34_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW35_MASK           (0x8U)
#define C_VFCCU_GFLTRC_C1_RHWSW35_SHIFT          (3U)
#define C_VFCCU_GFLTRC_C1_RHWSW35_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW35(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW35_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW35_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW36_MASK           (0x10U)
#define C_VFCCU_GFLTRC_C1_RHWSW36_SHIFT          (4U)
#define C_VFCCU_GFLTRC_C1_RHWSW36_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW36(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW36_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW36_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW37_MASK           (0x20U)
#define C_VFCCU_GFLTRC_C1_RHWSW37_SHIFT          (5U)
#define C_VFCCU_GFLTRC_C1_RHWSW37_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW37(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW37_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW37_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW38_MASK           (0x40U)
#define C_VFCCU_GFLTRC_C1_RHWSW38_SHIFT          (6U)
#define C_VFCCU_GFLTRC_C1_RHWSW38_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW38(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW38_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW38_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW39_MASK           (0x80U)
#define C_VFCCU_GFLTRC_C1_RHWSW39_SHIFT          (7U)
#define C_VFCCU_GFLTRC_C1_RHWSW39_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW39(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW39_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW39_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW40_MASK           (0x100U)
#define C_VFCCU_GFLTRC_C1_RHWSW40_SHIFT          (8U)
#define C_VFCCU_GFLTRC_C1_RHWSW40_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW40(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW40_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW40_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW41_MASK           (0x200U)
#define C_VFCCU_GFLTRC_C1_RHWSW41_SHIFT          (9U)
#define C_VFCCU_GFLTRC_C1_RHWSW41_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW41(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW41_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW41_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW42_MASK           (0x400U)
#define C_VFCCU_GFLTRC_C1_RHWSW42_SHIFT          (10U)
#define C_VFCCU_GFLTRC_C1_RHWSW42_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW42(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW42_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW42_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW43_MASK           (0x800U)
#define C_VFCCU_GFLTRC_C1_RHWSW43_SHIFT          (11U)
#define C_VFCCU_GFLTRC_C1_RHWSW43_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW43(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW43_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW43_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW44_MASK           (0x1000U)
#define C_VFCCU_GFLTRC_C1_RHWSW44_SHIFT          (12U)
#define C_VFCCU_GFLTRC_C1_RHWSW44_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW44(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW44_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW44_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW45_MASK           (0x2000U)
#define C_VFCCU_GFLTRC_C1_RHWSW45_SHIFT          (13U)
#define C_VFCCU_GFLTRC_C1_RHWSW45_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW45(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW45_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW45_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW46_MASK           (0x4000U)
#define C_VFCCU_GFLTRC_C1_RHWSW46_SHIFT          (14U)
#define C_VFCCU_GFLTRC_C1_RHWSW46_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW46(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW46_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW46_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW47_MASK           (0x8000U)
#define C_VFCCU_GFLTRC_C1_RHWSW47_SHIFT          (15U)
#define C_VFCCU_GFLTRC_C1_RHWSW47_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW47(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW47_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW47_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW48_MASK           (0x10000U)
#define C_VFCCU_GFLTRC_C1_RHWSW48_SHIFT          (16U)
#define C_VFCCU_GFLTRC_C1_RHWSW48_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW48(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW48_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW48_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW49_MASK           (0x20000U)
#define C_VFCCU_GFLTRC_C1_RHWSW49_SHIFT          (17U)
#define C_VFCCU_GFLTRC_C1_RHWSW49_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW49(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW49_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW49_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW50_MASK           (0x40000U)
#define C_VFCCU_GFLTRC_C1_RHWSW50_SHIFT          (18U)
#define C_VFCCU_GFLTRC_C1_RHWSW50_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW50(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW50_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW50_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW51_MASK           (0x80000U)
#define C_VFCCU_GFLTRC_C1_RHWSW51_SHIFT          (19U)
#define C_VFCCU_GFLTRC_C1_RHWSW51_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW51(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW51_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW51_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW52_MASK           (0x100000U)
#define C_VFCCU_GFLTRC_C1_RHWSW52_SHIFT          (20U)
#define C_VFCCU_GFLTRC_C1_RHWSW52_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW52(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW52_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW52_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW53_MASK           (0x200000U)
#define C_VFCCU_GFLTRC_C1_RHWSW53_SHIFT          (21U)
#define C_VFCCU_GFLTRC_C1_RHWSW53_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW53(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW53_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW53_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW54_MASK           (0x400000U)
#define C_VFCCU_GFLTRC_C1_RHWSW54_SHIFT          (22U)
#define C_VFCCU_GFLTRC_C1_RHWSW54_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW54(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW54_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW54_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW55_MASK           (0x800000U)
#define C_VFCCU_GFLTRC_C1_RHWSW55_SHIFT          (23U)
#define C_VFCCU_GFLTRC_C1_RHWSW55_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW55(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW55_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW55_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW56_MASK           (0x1000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW56_SHIFT          (24U)
#define C_VFCCU_GFLTRC_C1_RHWSW56_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW56(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW56_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW56_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW57_MASK           (0x2000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW57_SHIFT          (25U)
#define C_VFCCU_GFLTRC_C1_RHWSW57_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW57(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW57_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW57_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW58_MASK           (0x4000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW58_SHIFT          (26U)
#define C_VFCCU_GFLTRC_C1_RHWSW58_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW58(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW58_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW58_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW59_MASK           (0x8000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW59_SHIFT          (27U)
#define C_VFCCU_GFLTRC_C1_RHWSW59_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW59(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW59_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW59_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW60_MASK           (0x10000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW60_SHIFT          (28U)
#define C_VFCCU_GFLTRC_C1_RHWSW60_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW60(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW60_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW60_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW61_MASK           (0x20000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW61_SHIFT          (29U)
#define C_VFCCU_GFLTRC_C1_RHWSW61_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW61(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW61_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW61_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW62_MASK           (0x40000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW62_SHIFT          (30U)
#define C_VFCCU_GFLTRC_C1_RHWSW62_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW62(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW62_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW62_MASK)

#define C_VFCCU_GFLTRC_C1_RHWSW63_MASK           (0x80000000U)
#define C_VFCCU_GFLTRC_C1_RHWSW63_SHIFT          (31U)
#define C_VFCCU_GFLTRC_C1_RHWSW63_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C1_RHWSW63(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C1_RHWSW63_SHIFT)) & C_VFCCU_GFLTRC_C1_RHWSW63_MASK)
/*! @} */

/*! @name GFLTRC_C2 - Global Fault Recovery */
/*! @{ */

#define C_VFCCU_GFLTRC_C2_RHWSW64_MASK           (0x1U)
#define C_VFCCU_GFLTRC_C2_RHWSW64_SHIFT          (0U)
#define C_VFCCU_GFLTRC_C2_RHWSW64_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C2_RHWSW64(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C2_RHWSW64_SHIFT)) & C_VFCCU_GFLTRC_C2_RHWSW64_MASK)

#define C_VFCCU_GFLTRC_C2_RHWSW65_MASK           (0x2U)
#define C_VFCCU_GFLTRC_C2_RHWSW65_SHIFT          (1U)
#define C_VFCCU_GFLTRC_C2_RHWSW65_WIDTH          (1U)
#define C_VFCCU_GFLTRC_C2_RHWSW65(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTRC_C2_RHWSW65_SHIFT)) & C_VFCCU_GFLTRC_C2_RHWSW65_MASK)
/*! @} */

/*! @name GFLTOVDC0 - Global Fault Overflow Detection */
/*! @{ */

#define C_VFCCU_GFLTOVDC0_OVF_DIS0_MASK          (0x1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS0_SHIFT         (0U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS0_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS0_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS0_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS1_MASK          (0x2U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS1_SHIFT         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS1_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS1_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS1_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS2_MASK          (0x4U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS2_SHIFT         (2U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS2_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS2_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS2_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS3_MASK          (0x8U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS3_SHIFT         (3U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS3_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS3_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS3_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS4_MASK          (0x10U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS4_SHIFT         (4U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS4_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS4_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS4_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS5_MASK          (0x20U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS5_SHIFT         (5U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS5_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS5_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS5_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS6_MASK          (0x40U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS6_SHIFT         (6U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS6_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS6_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS6_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS7_MASK          (0x80U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS7_SHIFT         (7U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS7_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS7_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS7_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS8_MASK          (0x100U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS8_SHIFT         (8U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS8_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS8_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS8_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS9_MASK          (0x200U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS9_SHIFT         (9U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS9_WIDTH         (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS9_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS9_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS10_MASK         (0x400U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS10_SHIFT        (10U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS10_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS10_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS10_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS11_MASK         (0x800U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS11_SHIFT        (11U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS11_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS11_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS11_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS12_MASK         (0x1000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS12_SHIFT        (12U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS12_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS12_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS12_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS13_MASK         (0x2000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS13_SHIFT        (13U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS13_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS13_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS13_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS14_MASK         (0x4000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS14_SHIFT        (14U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS14_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS14_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS14_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS15_MASK         (0x8000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS15_SHIFT        (15U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS15_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS15_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS15_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS16_MASK         (0x10000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS16_SHIFT        (16U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS16_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS16_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS16_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS17_MASK         (0x20000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS17_SHIFT        (17U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS17_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS17_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS17_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS18_MASK         (0x40000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS18_SHIFT        (18U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS18_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS18_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS18_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS19_MASK         (0x80000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS19_SHIFT        (19U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS19_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS19_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS19_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS20_MASK         (0x100000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS20_SHIFT        (20U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS20_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS20_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS20_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS21_MASK         (0x200000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS21_SHIFT        (21U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS21_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS21_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS21_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS22_MASK         (0x400000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS22_SHIFT        (22U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS22_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS22_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS22_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS23_MASK         (0x800000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS23_SHIFT        (23U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS23_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS23_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS23_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS24_MASK         (0x1000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS24_SHIFT        (24U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS24_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS24_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS24_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS25_MASK         (0x2000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS25_SHIFT        (25U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS25_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS25_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS25_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS26_MASK         (0x4000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS26_SHIFT        (26U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS26_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS26_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS26_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS27_MASK         (0x8000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS27_SHIFT        (27U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS27_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS27_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS27_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS28_MASK         (0x10000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS28_SHIFT        (28U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS28_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS28_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS28_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS29_MASK         (0x20000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS29_SHIFT        (29U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS29_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS29_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS29_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS30_MASK         (0x40000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS30_SHIFT        (30U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS30_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS30_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS30_MASK)

#define C_VFCCU_GFLTOVDC0_OVF_DIS31_MASK         (0x80000000U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS31_SHIFT        (31U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS31_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC0_OVF_DIS31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC0_OVF_DIS31_SHIFT)) & C_VFCCU_GFLTOVDC0_OVF_DIS31_MASK)
/*! @} */

/*! @name GFLTOVDC1 - Global Fault Overflow Detection */
/*! @{ */

#define C_VFCCU_GFLTOVDC1_OVF_DIS32_MASK         (0x1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS32_SHIFT        (0U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS32_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS32_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS32_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS33_MASK         (0x2U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS33_SHIFT        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS33_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS33_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS33_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS34_MASK         (0x4U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS34_SHIFT        (2U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS34_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS34_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS34_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS35_MASK         (0x8U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS35_SHIFT        (3U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS35_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS35_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS35_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS36_MASK         (0x10U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS36_SHIFT        (4U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS36_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS36_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS36_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS37_MASK         (0x20U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS37_SHIFT        (5U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS37_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS37_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS37_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS38_MASK         (0x40U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS38_SHIFT        (6U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS38_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS38_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS38_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS39_MASK         (0x80U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS39_SHIFT        (7U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS39_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS39_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS39_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS40_MASK         (0x100U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS40_SHIFT        (8U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS40_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS40_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS40_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS41_MASK         (0x200U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS41_SHIFT        (9U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS41_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS41_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS41_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS42_MASK         (0x400U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS42_SHIFT        (10U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS42_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS42_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS42_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS43_MASK         (0x800U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS43_SHIFT        (11U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS43_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS43_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS43_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS44_MASK         (0x1000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS44_SHIFT        (12U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS44_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS44_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS44_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS45_MASK         (0x2000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS45_SHIFT        (13U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS45_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS45_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS45_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS46_MASK         (0x4000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS46_SHIFT        (14U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS46_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS46_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS46_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS47_MASK         (0x8000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS47_SHIFT        (15U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS47_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS47_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS47_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS48_MASK         (0x10000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS48_SHIFT        (16U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS48_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS48_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS48_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS49_MASK         (0x20000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS49_SHIFT        (17U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS49_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS49_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS49_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS50_MASK         (0x40000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS50_SHIFT        (18U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS50_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS50_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS50_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS51_MASK         (0x80000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS51_SHIFT        (19U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS51_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS51_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS51_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS52_MASK         (0x100000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS52_SHIFT        (20U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS52_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS52_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS52_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS53_MASK         (0x200000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS53_SHIFT        (21U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS53_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS53_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS53_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS54_MASK         (0x400000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS54_SHIFT        (22U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS54_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS54_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS54_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS55_MASK         (0x800000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS55_SHIFT        (23U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS55_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS55_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS55_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS56_MASK         (0x1000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS56_SHIFT        (24U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS56_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS56_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS56_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS57_MASK         (0x2000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS57_SHIFT        (25U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS57_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS57_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS57_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS58_MASK         (0x4000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS58_SHIFT        (26U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS58_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS58_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS58_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS59_MASK         (0x8000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS59_SHIFT        (27U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS59_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS59_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS59_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS60_MASK         (0x10000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS60_SHIFT        (28U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS60_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS60_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS60_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS61_MASK         (0x20000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS61_SHIFT        (29U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS61_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS61_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS61_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS62_MASK         (0x40000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS62_SHIFT        (30U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS62_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS62_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS62_MASK)

#define C_VFCCU_GFLTOVDC1_OVF_DIS63_MASK         (0x80000000U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS63_SHIFT        (31U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS63_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC1_OVF_DIS63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC1_OVF_DIS63_SHIFT)) & C_VFCCU_GFLTOVDC1_OVF_DIS63_MASK)
/*! @} */

/*! @name GFLTOVDC2 - Global Fault Overflow Detection */
/*! @{ */

#define C_VFCCU_GFLTOVDC2_OVF_DIS64_MASK         (0x1U)
#define C_VFCCU_GFLTOVDC2_OVF_DIS64_SHIFT        (0U)
#define C_VFCCU_GFLTOVDC2_OVF_DIS64_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC2_OVF_DIS64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC2_OVF_DIS64_SHIFT)) & C_VFCCU_GFLTOVDC2_OVF_DIS64_MASK)

#define C_VFCCU_GFLTOVDC2_OVF_DIS65_MASK         (0x2U)
#define C_VFCCU_GFLTOVDC2_OVF_DIS65_SHIFT        (1U)
#define C_VFCCU_GFLTOVDC2_OVF_DIS65_WIDTH        (1U)
#define C_VFCCU_GFLTOVDC2_OVF_DIS65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GFLTOVDC2_OVF_DIS65_SHIFT)) & C_VFCCU_GFLTOVDC2_OVF_DIS65_MASK)
/*! @} */

/*! @name GCTRL - Global Space Control */
/*! @{ */

#define C_VFCCU_GCTRL_OVF_EN_MASK                (0x1U)
#define C_VFCCU_GCTRL_OVF_EN_SHIFT               (0U)
#define C_VFCCU_GCTRL_OVF_EN_WIDTH               (1U)
#define C_VFCCU_GCTRL_OVF_EN(x)                  (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GCTRL_OVF_EN_SHIFT)) & C_VFCCU_GCTRL_OVF_EN_MASK)
/*! @} */

/*! @name GINTOVFS - Global DID FSM Status */
/*! @{ */

#define C_VFCCU_GINTOVFS_FSMSTATE_MASK           (0x3U)
#define C_VFCCU_GINTOVFS_FSMSTATE_SHIFT          (0U)
#define C_VFCCU_GINTOVFS_FSMSTATE_WIDTH          (2U)
#define C_VFCCU_GINTOVFS_FSMSTATE(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GINTOVFS_FSMSTATE_SHIFT)) & C_VFCCU_GINTOVFS_FSMSTATE_MASK)

#define C_VFCCU_GINTOVFS_FLTSERV_MASK            (0x80U)
#define C_VFCCU_GINTOVFS_FLTSERV_SHIFT           (7U)
#define C_VFCCU_GINTOVFS_FLTSERV_WIDTH           (1U)
#define C_VFCCU_GINTOVFS_FLTSERV(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GINTOVFS_FLTSERV_SHIFT)) & C_VFCCU_GINTOVFS_FLTSERV_MASK)

#define C_VFCCU_GINTOVFS_OVF_DET_MASK            (0x100U)
#define C_VFCCU_GINTOVFS_OVF_DET_SHIFT           (8U)
#define C_VFCCU_GINTOVFS_OVF_DET_WIDTH           (1U)
#define C_VFCCU_GINTOVFS_OVF_DET(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GINTOVFS_OVF_DET_SHIFT)) & C_VFCCU_GINTOVFS_OVF_DET_MASK)

#define C_VFCCU_GINTOVFS_SERV_DID_MASK           (0xF0000U)
#define C_VFCCU_GINTOVFS_SERV_DID_SHIFT          (16U)
#define C_VFCCU_GINTOVFS_SERV_DID_WIDTH          (4U)
#define C_VFCCU_GINTOVFS_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GINTOVFS_SERV_DID_SHIFT)) & C_VFCCU_GINTOVFS_SERV_DID_MASK)

#define C_VFCCU_GINTOVFS_OVF_DID_MASK            (0xF000000U)
#define C_VFCCU_GINTOVFS_OVF_DID_SHIFT           (24U)
#define C_VFCCU_GINTOVFS_OVF_DID_WIDTH           (4U)
#define C_VFCCU_GINTOVFS_OVF_DID(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GINTOVFS_OVF_DID_SHIFT)) & C_VFCCU_GINTOVFS_OVF_DID_MASK)
/*! @} */

/*! @name GEXTOVFS - Global External Overflow Status */
/*! @{ */

#define C_VFCCU_GEXTOVFS_EXTOVFS0_MASK           (0x1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS0_SHIFT          (0U)
#define C_VFCCU_GEXTOVFS_EXTOVFS0_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS0(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS0_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS0_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS1_MASK           (0x2U)
#define C_VFCCU_GEXTOVFS_EXTOVFS1_SHIFT          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS1_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS1(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS1_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS1_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS2_MASK           (0x4U)
#define C_VFCCU_GEXTOVFS_EXTOVFS2_SHIFT          (2U)
#define C_VFCCU_GEXTOVFS_EXTOVFS2_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS2(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS2_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS2_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS3_MASK           (0x8U)
#define C_VFCCU_GEXTOVFS_EXTOVFS3_SHIFT          (3U)
#define C_VFCCU_GEXTOVFS_EXTOVFS3_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS3(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS3_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS3_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS4_MASK           (0x10U)
#define C_VFCCU_GEXTOVFS_EXTOVFS4_SHIFT          (4U)
#define C_VFCCU_GEXTOVFS_EXTOVFS4_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS4(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS4_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS4_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS5_MASK           (0x20U)
#define C_VFCCU_GEXTOVFS_EXTOVFS5_SHIFT          (5U)
#define C_VFCCU_GEXTOVFS_EXTOVFS5_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS5(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS5_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS5_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS6_MASK           (0x40U)
#define C_VFCCU_GEXTOVFS_EXTOVFS6_SHIFT          (6U)
#define C_VFCCU_GEXTOVFS_EXTOVFS6_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS6(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS6_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS6_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS7_MASK           (0x80U)
#define C_VFCCU_GEXTOVFS_EXTOVFS7_SHIFT          (7U)
#define C_VFCCU_GEXTOVFS_EXTOVFS7_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS7(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS7_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS7_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS8_MASK           (0x100U)
#define C_VFCCU_GEXTOVFS_EXTOVFS8_SHIFT          (8U)
#define C_VFCCU_GEXTOVFS_EXTOVFS8_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS8(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS8_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS8_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS9_MASK           (0x200U)
#define C_VFCCU_GEXTOVFS_EXTOVFS9_SHIFT          (9U)
#define C_VFCCU_GEXTOVFS_EXTOVFS9_WIDTH          (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS9(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS9_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS9_MASK)

#define C_VFCCU_GEXTOVFS_EXTOVFS10_MASK          (0x400U)
#define C_VFCCU_GEXTOVFS_EXTOVFS10_SHIFT         (10U)
#define C_VFCCU_GEXTOVFS_EXTOVFS10_WIDTH         (1U)
#define C_VFCCU_GEXTOVFS_EXTOVFS10(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEXTOVFS_EXTOVFS10_SHIFT)) & C_VFCCU_GEXTOVFS_EXTOVFS10_MASK)
/*! @} */

/*! @name GRKNTIMC - Global Reaction Timer Period */
/*! @{ */

#define C_VFCCU_GRKNTIMC_RKTIMCFG_MASK           (0xFFFFFFFFU)
#define C_VFCCU_GRKNTIMC_RKTIMCFG_SHIFT          (0U)
#define C_VFCCU_GRKNTIMC_RKTIMCFG_WIDTH          (32U)
#define C_VFCCU_GRKNTIMC_RKTIMCFG(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GRKNTIMC_RKTIMCFG_SHIFT)) & C_VFCCU_GRKNTIMC_RKTIMCFG_MASK)
/*! @} */

/*! @name GRKNTIMS - Global Reaction Timer Status */
/*! @{ */

#define C_VFCCU_GRKNTIMS_RKTIMVAL_MASK           (0xFFFFFFFFU)
#define C_VFCCU_GRKNTIMS_RKTIMVAL_SHIFT          (0U)
#define C_VFCCU_GRKNTIMS_RKTIMVAL_WIDTH          (32U)
#define C_VFCCU_GRKNTIMS_RKTIMVAL(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GRKNTIMS_RKTIMVAL_SHIFT)) & C_VFCCU_GRKNTIMS_RKTIMVAL_MASK)
/*! @} */

/*! @name GOVFRKC - Global Overflow Reaction */
/*! @{ */

#define C_VFCCU_GOVFRKC_EOUTEN0_MASK             (0x1U)
#define C_VFCCU_GOVFRKC_EOUTEN0_SHIFT            (0U)
#define C_VFCCU_GOVFRKC_EOUTEN0_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_EOUTEN0(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_EOUTEN0_SHIFT)) & C_VFCCU_GOVFRKC_EOUTEN0_MASK)

#define C_VFCCU_GOVFRKC_EOUTEN1_MASK             (0x2U)
#define C_VFCCU_GOVFRKC_EOUTEN1_SHIFT            (1U)
#define C_VFCCU_GOVFRKC_EOUTEN1_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_EOUTEN1(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_EOUTEN1_SHIFT)) & C_VFCCU_GOVFRKC_EOUTEN1_MASK)

#define C_VFCCU_GOVFRKC_EOUTEN2_MASK             (0x4U)
#define C_VFCCU_GOVFRKC_EOUTEN2_SHIFT            (2U)
#define C_VFCCU_GOVFRKC_EOUTEN2_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_EOUTEN2(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_EOUTEN2_SHIFT)) & C_VFCCU_GOVFRKC_EOUTEN2_MASK)

#define C_VFCCU_GOVFRKC_EOUTEN3_MASK             (0x8U)
#define C_VFCCU_GOVFRKC_EOUTEN3_SHIFT            (3U)
#define C_VFCCU_GOVFRKC_EOUTEN3_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_EOUTEN3(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_EOUTEN3_SHIFT)) & C_VFCCU_GOVFRKC_EOUTEN3_MASK)

#define C_VFCCU_GOVFRKC_RKNEN0_MASK              (0x10U)
#define C_VFCCU_GOVFRKC_RKNEN0_SHIFT             (4U)
#define C_VFCCU_GOVFRKC_RKNEN0_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN0_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN0_MASK)

#define C_VFCCU_GOVFRKC_RKNEN1_MASK              (0x20U)
#define C_VFCCU_GOVFRKC_RKNEN1_SHIFT             (5U)
#define C_VFCCU_GOVFRKC_RKNEN1_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN1_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN1_MASK)

#define C_VFCCU_GOVFRKC_RKNEN2_MASK              (0x40U)
#define C_VFCCU_GOVFRKC_RKNEN2_SHIFT             (6U)
#define C_VFCCU_GOVFRKC_RKNEN2_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN2_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN2_MASK)

#define C_VFCCU_GOVFRKC_RKNEN3_MASK              (0x80U)
#define C_VFCCU_GOVFRKC_RKNEN3_SHIFT             (7U)
#define C_VFCCU_GOVFRKC_RKNEN3_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN3_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN3_MASK)

#define C_VFCCU_GOVFRKC_RKNEN4_MASK              (0x100U)
#define C_VFCCU_GOVFRKC_RKNEN4_SHIFT             (8U)
#define C_VFCCU_GOVFRKC_RKNEN4_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN4_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN4_MASK)

#define C_VFCCU_GOVFRKC_RKNEN5_MASK              (0x200U)
#define C_VFCCU_GOVFRKC_RKNEN5_SHIFT             (9U)
#define C_VFCCU_GOVFRKC_RKNEN5_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN5_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN5_MASK)

#define C_VFCCU_GOVFRKC_RKNEN6_MASK              (0x400U)
#define C_VFCCU_GOVFRKC_RKNEN6_SHIFT             (10U)
#define C_VFCCU_GOVFRKC_RKNEN6_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN6_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN6_MASK)

#define C_VFCCU_GOVFRKC_RKNEN7_MASK              (0x800U)
#define C_VFCCU_GOVFRKC_RKNEN7_SHIFT             (11U)
#define C_VFCCU_GOVFRKC_RKNEN7_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN7_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN7_MASK)

#define C_VFCCU_GOVFRKC_RKNEN8_MASK              (0x1000U)
#define C_VFCCU_GOVFRKC_RKNEN8_SHIFT             (12U)
#define C_VFCCU_GOVFRKC_RKNEN8_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN8_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN8_MASK)

#define C_VFCCU_GOVFRKC_RKNEN9_MASK              (0x2000U)
#define C_VFCCU_GOVFRKC_RKNEN9_SHIFT             (13U)
#define C_VFCCU_GOVFRKC_RKNEN9_WIDTH             (1U)
#define C_VFCCU_GOVFRKC_RKNEN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN9_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN9_MASK)

#define C_VFCCU_GOVFRKC_RKNEN10_MASK             (0x4000U)
#define C_VFCCU_GOVFRKC_RKNEN10_SHIFT            (14U)
#define C_VFCCU_GOVFRKC_RKNEN10_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN10_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN10_MASK)

#define C_VFCCU_GOVFRKC_RKNEN11_MASK             (0x8000U)
#define C_VFCCU_GOVFRKC_RKNEN11_SHIFT            (15U)
#define C_VFCCU_GOVFRKC_RKNEN11_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN11_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN11_MASK)

#define C_VFCCU_GOVFRKC_RKNEN12_MASK             (0x10000U)
#define C_VFCCU_GOVFRKC_RKNEN12_SHIFT            (16U)
#define C_VFCCU_GOVFRKC_RKNEN12_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN12_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN12_MASK)

#define C_VFCCU_GOVFRKC_RKNEN13_MASK             (0x20000U)
#define C_VFCCU_GOVFRKC_RKNEN13_SHIFT            (17U)
#define C_VFCCU_GOVFRKC_RKNEN13_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN13_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN13_MASK)

#define C_VFCCU_GOVFRKC_RKNEN14_MASK             (0x40000U)
#define C_VFCCU_GOVFRKC_RKNEN14_SHIFT            (18U)
#define C_VFCCU_GOVFRKC_RKNEN14_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN14_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN14_MASK)

#define C_VFCCU_GOVFRKC_RKNEN15_MASK             (0x80000U)
#define C_VFCCU_GOVFRKC_RKNEN15_SHIFT            (19U)
#define C_VFCCU_GOVFRKC_RKNEN15_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN15_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN15_MASK)

#define C_VFCCU_GOVFRKC_RKNEN16_MASK             (0x100000U)
#define C_VFCCU_GOVFRKC_RKNEN16_SHIFT            (20U)
#define C_VFCCU_GOVFRKC_RKNEN16_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN16_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN16_MASK)

#define C_VFCCU_GOVFRKC_RKNEN17_MASK             (0x200000U)
#define C_VFCCU_GOVFRKC_RKNEN17_SHIFT            (21U)
#define C_VFCCU_GOVFRKC_RKNEN17_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN17_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN17_MASK)

#define C_VFCCU_GOVFRKC_RKNEN18_MASK             (0x400000U)
#define C_VFCCU_GOVFRKC_RKNEN18_SHIFT            (22U)
#define C_VFCCU_GOVFRKC_RKNEN18_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN18_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN18_MASK)

#define C_VFCCU_GOVFRKC_RKNEN19_MASK             (0x800000U)
#define C_VFCCU_GOVFRKC_RKNEN19_SHIFT            (23U)
#define C_VFCCU_GOVFRKC_RKNEN19_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN19_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN19_MASK)

#define C_VFCCU_GOVFRKC_RKNEN20_MASK             (0x1000000U)
#define C_VFCCU_GOVFRKC_RKNEN20_SHIFT            (24U)
#define C_VFCCU_GOVFRKC_RKNEN20_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN20_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN20_MASK)

#define C_VFCCU_GOVFRKC_RKNEN21_MASK             (0x2000000U)
#define C_VFCCU_GOVFRKC_RKNEN21_SHIFT            (25U)
#define C_VFCCU_GOVFRKC_RKNEN21_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN21_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN21_MASK)

#define C_VFCCU_GOVFRKC_RKNEN22_MASK             (0x4000000U)
#define C_VFCCU_GOVFRKC_RKNEN22_SHIFT            (26U)
#define C_VFCCU_GOVFRKC_RKNEN22_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN22_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN22_MASK)

#define C_VFCCU_GOVFRKC_RKNEN23_MASK             (0x8000000U)
#define C_VFCCU_GOVFRKC_RKNEN23_SHIFT            (27U)
#define C_VFCCU_GOVFRKC_RKNEN23_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN23_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN23_MASK)

#define C_VFCCU_GOVFRKC_RKNEN24_MASK             (0x10000000U)
#define C_VFCCU_GOVFRKC_RKNEN24_SHIFT            (28U)
#define C_VFCCU_GOVFRKC_RKNEN24_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN24_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN24_MASK)

#define C_VFCCU_GOVFRKC_RKNEN25_MASK             (0x20000000U)
#define C_VFCCU_GOVFRKC_RKNEN25_SHIFT            (29U)
#define C_VFCCU_GOVFRKC_RKNEN25_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN25_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN25_MASK)

#define C_VFCCU_GOVFRKC_RKNEN26_MASK             (0x40000000U)
#define C_VFCCU_GOVFRKC_RKNEN26_SHIFT            (30U)
#define C_VFCCU_GOVFRKC_RKNEN26_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN26_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN26_MASK)

#define C_VFCCU_GOVFRKC_RKNEN27_MASK             (0x80000000U)
#define C_VFCCU_GOVFRKC_RKNEN27_SHIFT            (31U)
#define C_VFCCU_GOVFRKC_RKNEN27_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN27_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN27_MASK)

#define C_VFCCU_GOVFRKC_RKNEN28_MASK             (0x1U)
#define C_VFCCU_GOVFRKC_RKNEN28_SHIFT            (0U)
#define C_VFCCU_GOVFRKC_RKNEN28_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN28_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN28_MASK)

#define C_VFCCU_GOVFRKC_RKNEN29_MASK             (0x2U)
#define C_VFCCU_GOVFRKC_RKNEN29_SHIFT            (1U)
#define C_VFCCU_GOVFRKC_RKNEN29_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN29_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN29_MASK)

#define C_VFCCU_GOVFRKC_RKNEN30_MASK             (0x4U)
#define C_VFCCU_GOVFRKC_RKNEN30_SHIFT            (2U)
#define C_VFCCU_GOVFRKC_RKNEN30_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN30_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN30_MASK)

#define C_VFCCU_GOVFRKC_RKNEN31_MASK             (0x8U)
#define C_VFCCU_GOVFRKC_RKNEN31_SHIFT            (3U)
#define C_VFCCU_GOVFRKC_RKNEN31_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN31_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN31_MASK)

#define C_VFCCU_GOVFRKC_RKNEN32_MASK             (0x10U)
#define C_VFCCU_GOVFRKC_RKNEN32_SHIFT            (4U)
#define C_VFCCU_GOVFRKC_RKNEN32_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN32_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN32_MASK)

#define C_VFCCU_GOVFRKC_RKNEN33_MASK             (0x20U)
#define C_VFCCU_GOVFRKC_RKNEN33_SHIFT            (5U)
#define C_VFCCU_GOVFRKC_RKNEN33_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN33_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN33_MASK)

#define C_VFCCU_GOVFRKC_RKNEN34_MASK             (0x40U)
#define C_VFCCU_GOVFRKC_RKNEN34_SHIFT            (6U)
#define C_VFCCU_GOVFRKC_RKNEN34_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN34_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN34_MASK)

#define C_VFCCU_GOVFRKC_RKNEN35_MASK             (0x80U)
#define C_VFCCU_GOVFRKC_RKNEN35_SHIFT            (7U)
#define C_VFCCU_GOVFRKC_RKNEN35_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN35_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN35_MASK)

#define C_VFCCU_GOVFRKC_RKNEN36_MASK             (0x100U)
#define C_VFCCU_GOVFRKC_RKNEN36_SHIFT            (8U)
#define C_VFCCU_GOVFRKC_RKNEN36_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN36_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN36_MASK)

#define C_VFCCU_GOVFRKC_RKNEN37_MASK             (0x200U)
#define C_VFCCU_GOVFRKC_RKNEN37_SHIFT            (9U)
#define C_VFCCU_GOVFRKC_RKNEN37_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN37_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN37_MASK)

#define C_VFCCU_GOVFRKC_RKNEN38_MASK             (0x400U)
#define C_VFCCU_GOVFRKC_RKNEN38_SHIFT            (10U)
#define C_VFCCU_GOVFRKC_RKNEN38_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN38_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN38_MASK)

#define C_VFCCU_GOVFRKC_RKNEN39_MASK             (0x800U)
#define C_VFCCU_GOVFRKC_RKNEN39_SHIFT            (11U)
#define C_VFCCU_GOVFRKC_RKNEN39_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN39_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN39_MASK)

#define C_VFCCU_GOVFRKC_RKNEN40_MASK             (0x1000U)
#define C_VFCCU_GOVFRKC_RKNEN40_SHIFT            (12U)
#define C_VFCCU_GOVFRKC_RKNEN40_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN40_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN40_MASK)

#define C_VFCCU_GOVFRKC_RKNEN41_MASK             (0x2000U)
#define C_VFCCU_GOVFRKC_RKNEN41_SHIFT            (13U)
#define C_VFCCU_GOVFRKC_RKNEN41_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN41_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN41_MASK)

#define C_VFCCU_GOVFRKC_RKNEN42_MASK             (0x4000U)
#define C_VFCCU_GOVFRKC_RKNEN42_SHIFT            (14U)
#define C_VFCCU_GOVFRKC_RKNEN42_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN42_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN42_MASK)

#define C_VFCCU_GOVFRKC_RKNEN43_MASK             (0x8000U)
#define C_VFCCU_GOVFRKC_RKNEN43_SHIFT            (15U)
#define C_VFCCU_GOVFRKC_RKNEN43_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN43_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN43_MASK)

#define C_VFCCU_GOVFRKC_RKNEN44_MASK             (0x10000U)
#define C_VFCCU_GOVFRKC_RKNEN44_SHIFT            (16U)
#define C_VFCCU_GOVFRKC_RKNEN44_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN44_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN44_MASK)

#define C_VFCCU_GOVFRKC_RKNEN45_MASK             (0x20000U)
#define C_VFCCU_GOVFRKC_RKNEN45_SHIFT            (17U)
#define C_VFCCU_GOVFRKC_RKNEN45_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN45_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN45_MASK)

#define C_VFCCU_GOVFRKC_RKNEN46_MASK             (0x40000U)
#define C_VFCCU_GOVFRKC_RKNEN46_SHIFT            (18U)
#define C_VFCCU_GOVFRKC_RKNEN46_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN46_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN46_MASK)

#define C_VFCCU_GOVFRKC_RKNEN47_MASK             (0x80000U)
#define C_VFCCU_GOVFRKC_RKNEN47_SHIFT            (19U)
#define C_VFCCU_GOVFRKC_RKNEN47_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN47_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN47_MASK)

#define C_VFCCU_GOVFRKC_RKNEN48_MASK             (0x100000U)
#define C_VFCCU_GOVFRKC_RKNEN48_SHIFT            (20U)
#define C_VFCCU_GOVFRKC_RKNEN48_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN48_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN48_MASK)

#define C_VFCCU_GOVFRKC_RKNEN49_MASK             (0x200000U)
#define C_VFCCU_GOVFRKC_RKNEN49_SHIFT            (21U)
#define C_VFCCU_GOVFRKC_RKNEN49_WIDTH            (1U)
#define C_VFCCU_GOVFRKC_RKNEN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GOVFRKC_RKNEN49_SHIFT)) & C_VFCCU_GOVFRKC_RKNEN49_MASK)
/*! @} */

/*! @name GMEOUTDC - Global Minimum EOUT Duration */
/*! @{ */

#define C_VFCCU_GMEOUTDC_EOUTMIND_MASK           (0xFFFFFFFFU)
#define C_VFCCU_GMEOUTDC_EOUTMIND_SHIFT          (0U)
#define C_VFCCU_GMEOUTDC_EOUTMIND_WIDTH          (32U)
#define C_VFCCU_GMEOUTDC_EOUTMIND(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GMEOUTDC_EOUTMIND_SHIFT)) & C_VFCCU_GMEOUTDC_EOUTMIND_MASK)
/*! @} */

/*! @name GEOUTTCT - Global EOUT Timer Disable */
/*! @{ */

#define C_VFCCU_GEOUTTCT_TMRDIS0_MASK            (0x1U)
#define C_VFCCU_GEOUTTCT_TMRDIS0_SHIFT           (0U)
#define C_VFCCU_GEOUTTCT_TMRDIS0_WIDTH           (1U)
#define C_VFCCU_GEOUTTCT_TMRDIS0(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTTCT_TMRDIS0_SHIFT)) & C_VFCCU_GEOUTTCT_TMRDIS0_MASK)

#define C_VFCCU_GEOUTTCT_TMRDIS1_MASK            (0x2U)
#define C_VFCCU_GEOUTTCT_TMRDIS1_SHIFT           (1U)
#define C_VFCCU_GEOUTTCT_TMRDIS1_WIDTH           (1U)
#define C_VFCCU_GEOUTTCT_TMRDIS1(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTTCT_TMRDIS1_SHIFT)) & C_VFCCU_GEOUTTCT_TMRDIS1_MASK)

#define C_VFCCU_GEOUTTCT_TMRDIS2_MASK            (0x4U)
#define C_VFCCU_GEOUTTCT_TMRDIS2_SHIFT           (2U)
#define C_VFCCU_GEOUTTCT_TMRDIS2_WIDTH           (1U)
#define C_VFCCU_GEOUTTCT_TMRDIS2(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTTCT_TMRDIS2_SHIFT)) & C_VFCCU_GEOUTTCT_TMRDIS2_MASK)

#define C_VFCCU_GEOUTTCT_TMRDIS3_MASK            (0x8U)
#define C_VFCCU_GEOUTTCT_TMRDIS3_SHIFT           (3U)
#define C_VFCCU_GEOUTTCT_TMRDIS3_WIDTH           (1U)
#define C_VFCCU_GEOUTTCT_TMRDIS3(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTTCT_TMRDIS3_SHIFT)) & C_VFCCU_GEOUTTCT_TMRDIS3_MASK)
/*! @} */

/*! @name GEOUTPNC - Global EOUT Pin */
/*! @{ */

#define C_VFCCU_GEOUTPNC_OBE_VALID_MASK          (0x1U)
#define C_VFCCU_GEOUTPNC_OBE_VALID_SHIFT         (0U)
#define C_VFCCU_GEOUTPNC_OBE_VALID_WIDTH         (1U)
#define C_VFCCU_GEOUTPNC_OBE_VALID(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_OBE_VALID_SHIFT)) & C_VFCCU_GEOUTPNC_OBE_VALID_MASK)

#define C_VFCCU_GEOUTPNC_OBE_STAT_MASK           (0x2U)
#define C_VFCCU_GEOUTPNC_OBE_STAT_SHIFT          (1U)
#define C_VFCCU_GEOUTPNC_OBE_STAT_WIDTH          (1U)
#define C_VFCCU_GEOUTPNC_OBE_STAT(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_OBE_STAT_SHIFT)) & C_VFCCU_GEOUTPNC_OBE_STAT_MASK)

#define C_VFCCU_GEOUTPNC_DO_STAT_MASK            (0x8U)
#define C_VFCCU_GEOUTPNC_DO_STAT_SHIFT           (3U)
#define C_VFCCU_GEOUTPNC_DO_STAT_WIDTH           (1U)
#define C_VFCCU_GEOUTPNC_DO_STAT(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_DO_STAT_SHIFT)) & C_VFCCU_GEOUTPNC_DO_STAT_MASK)

#define C_VFCCU_GEOUTPNC_VAL_CTRL_MASK           (0x30U)
#define C_VFCCU_GEOUTPNC_VAL_CTRL_SHIFT          (4U)
#define C_VFCCU_GEOUTPNC_VAL_CTRL_WIDTH          (2U)
#define C_VFCCU_GEOUTPNC_VAL_CTRL(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_VAL_CTRL_SHIFT)) & C_VFCCU_GEOUTPNC_VAL_CTRL_MASK)

#define C_VFCCU_GEOUTPNC_IBE_MASK                (0x100U)
#define C_VFCCU_GEOUTPNC_IBE_SHIFT               (8U)
#define C_VFCCU_GEOUTPNC_IBE_WIDTH               (1U)
#define C_VFCCU_GEOUTPNC_IBE(x)                  (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_IBE_SHIFT)) & C_VFCCU_GEOUTPNC_IBE_MASK)

#define C_VFCCU_GEOUTPNC_IND_STAT_MASK           (0x200U)
#define C_VFCCU_GEOUTPNC_IND_STAT_SHIFT          (9U)
#define C_VFCCU_GEOUTPNC_IND_STAT_WIDTH          (1U)
#define C_VFCCU_GEOUTPNC_IND_STAT(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_IND_STAT_SHIFT)) & C_VFCCU_GEOUTPNC_IND_STAT_MASK)

#define C_VFCCU_GEOUTPNC_INV_IP_MASK             (0x400U)
#define C_VFCCU_GEOUTPNC_INV_IP_SHIFT            (10U)
#define C_VFCCU_GEOUTPNC_INV_IP_WIDTH            (1U)
#define C_VFCCU_GEOUTPNC_INV_IP(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_INV_IP_SHIFT)) & C_VFCCU_GEOUTPNC_INV_IP_MASK)

#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL1_MASK      (0x10000U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL1_SHIFT     (16U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL1_WIDTH     (1U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL1(x)        (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_SOC_PAD_CTRL1_SHIFT)) & C_VFCCU_GEOUTPNC_SOC_PAD_CTRL1_MASK)

#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL2_MASK      (0x20000U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL2_SHIFT     (17U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL2_WIDTH     (1U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL2(x)        (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_SOC_PAD_CTRL2_SHIFT)) & C_VFCCU_GEOUTPNC_SOC_PAD_CTRL2_MASK)

#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL3_MASK      (0x40000U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL3_SHIFT     (18U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL3_WIDTH     (1U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL3(x)        (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_SOC_PAD_CTRL3_SHIFT)) & C_VFCCU_GEOUTPNC_SOC_PAD_CTRL3_MASK)

#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL4_MASK      (0x80000U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL4_SHIFT     (19U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL4_WIDTH     (1U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL4(x)        (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_SOC_PAD_CTRL4_SHIFT)) & C_VFCCU_GEOUTPNC_SOC_PAD_CTRL4_MASK)

#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL5_MASK      (0x100000U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL5_SHIFT     (20U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL5_WIDTH     (1U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL5(x)        (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_SOC_PAD_CTRL5_SHIFT)) & C_VFCCU_GEOUTPNC_SOC_PAD_CTRL5_MASK)

#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL6_MASK      (0x200000U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL6_SHIFT     (21U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL6_WIDTH     (1U)
#define C_VFCCU_GEOUTPNC_SOC_PAD_CTRL6(x)        (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPNC_SOC_PAD_CTRL6_SHIFT)) & C_VFCCU_GEOUTPNC_SOC_PAD_CTRL6_MASK)
/*! @} */

/*! @name GEOUTPMC - Global EOUT Pin Map */
/*! @{ */

#define C_VFCCU_GEOUTPMC_SPLENB0_MASK            (0x1U)
#define C_VFCCU_GEOUTPMC_SPLENB0_SHIFT           (0U)
#define C_VFCCU_GEOUTPMC_SPLENB0_WIDTH           (1U)
#define C_VFCCU_GEOUTPMC_SPLENB0(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPMC_SPLENB0_SHIFT)) & C_VFCCU_GEOUTPMC_SPLENB0_MASK)

#define C_VFCCU_GEOUTPMC_SPLENB1_MASK            (0x2U)
#define C_VFCCU_GEOUTPMC_SPLENB1_SHIFT           (1U)
#define C_VFCCU_GEOUTPMC_SPLENB1_WIDTH           (1U)
#define C_VFCCU_GEOUTPMC_SPLENB1(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPMC_SPLENB1_SHIFT)) & C_VFCCU_GEOUTPMC_SPLENB1_MASK)

#define C_VFCCU_GEOUTPMC_SPLENB2_MASK            (0x4U)
#define C_VFCCU_GEOUTPMC_SPLENB2_SHIFT           (2U)
#define C_VFCCU_GEOUTPMC_SPLENB2_WIDTH           (1U)
#define C_VFCCU_GEOUTPMC_SPLENB2(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTPMC_SPLENB2_SHIFT)) & C_VFCCU_GEOUTPMC_SPLENB2_MASK)
/*! @} */

/*! @name GEOUTMC - Global EOUT Mode */
/*! @{ */

#define C_VFCCU_GEOUTMC_EOUTM_MASK               (0x7U)
#define C_VFCCU_GEOUTMC_EOUTM_SHIFT              (0U)
#define C_VFCCU_GEOUTMC_EOUTM_WIDTH              (3U)
#define C_VFCCU_GEOUTMC_EOUTM(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTMC_EOUTM_SHIFT)) & C_VFCCU_GEOUTMC_EOUTM_MASK)

#define C_VFCCU_GEOUTMC_INV_MASK                 (0x8U)
#define C_VFCCU_GEOUTMC_INV_SHIFT                (3U)
#define C_VFCCU_GEOUTMC_INV_WIDTH                (1U)
#define C_VFCCU_GEOUTMC_INV(x)                   (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTMC_INV_SHIFT)) & C_VFCCU_GEOUTMC_INV_MASK)
/*! @} */

/*! @name GEOUTTMS - Global EOUT Timer */
/*! @{ */

#define C_VFCCU_GEOUTTMS_EOUTDVAL_MASK           (0xFFFFFFFFU)
#define C_VFCCU_GEOUTTMS_EOUTDVAL_SHIFT          (0U)
#define C_VFCCU_GEOUTTMS_EOUTDVAL_WIDTH          (32U)
#define C_VFCCU_GEOUTTMS_EOUTDVAL(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTTMS_EOUTDVAL_SHIFT)) & C_VFCCU_GEOUTTMS_EOUTDVAL_MASK)
/*! @} */

/*! @name GEOUTDIC - Global EOUT DID */
/*! @{ */

#define C_VFCCU_GEOUTDIC_DID_EOUT_MASK           (0xFU)
#define C_VFCCU_GEOUTDIC_DID_EOUT_SHIFT          (0U)
#define C_VFCCU_GEOUTDIC_DID_EOUT_WIDTH          (4U)
#define C_VFCCU_GEOUTDIC_DID_EOUT(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GEOUTDIC_DID_EOUT_SHIFT)) & C_VFCCU_GEOUTDIC_DID_EOUT_MASK)
/*! @} */

/*! @name GDBGCFG - Global Debug */
/*! @{ */

#define C_VFCCU_GDBGCFG_FRZ_MASK                 (0x10000U)
#define C_VFCCU_GDBGCFG_FRZ_SHIFT                (16U)
#define C_VFCCU_GDBGCFG_FRZ_WIDTH                (1U)
#define C_VFCCU_GDBGCFG_FRZ(x)                   (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDBGCFG_FRZ_SHIFT)) & C_VFCCU_GDBGCFG_FRZ_MASK)
/*! @} */

/*! @name GDBGSTAT - Global Debug Status */
/*! @{ */

#define C_VFCCU_GDBGSTAT_FLTIND_MASK             (0xFFU)
#define C_VFCCU_GDBGSTAT_FLTIND_SHIFT            (0U)
#define C_VFCCU_GDBGSTAT_FLTIND_WIDTH            (8U)
#define C_VFCCU_GDBGSTAT_FLTIND(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_GDBGSTAT_FLTIND_SHIFT)) & C_VFCCU_GDBGSTAT_FLTIND_MASK)
/*! @} */

/*! @name FHCFG0 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG0_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG0_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG0_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG0_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG0_FHIDEN_SHIFT)) & C_VFCCU_FHCFG0_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS0 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS0_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS0_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS0_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS0_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS0_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS0_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS0_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS0_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS0_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS0_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS0_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS0_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC00 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC00_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC00_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC00_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN0_SHIFT)) & C_VFCCU_FHFLTENC00_EN0_MASK)

#define C_VFCCU_FHFLTENC00_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC00_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC00_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN1_SHIFT)) & C_VFCCU_FHFLTENC00_EN1_MASK)

#define C_VFCCU_FHFLTENC00_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC00_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC00_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN2_SHIFT)) & C_VFCCU_FHFLTENC00_EN2_MASK)

#define C_VFCCU_FHFLTENC00_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC00_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC00_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN3_SHIFT)) & C_VFCCU_FHFLTENC00_EN3_MASK)

#define C_VFCCU_FHFLTENC00_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC00_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC00_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN4_SHIFT)) & C_VFCCU_FHFLTENC00_EN4_MASK)

#define C_VFCCU_FHFLTENC00_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC00_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC00_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN5_SHIFT)) & C_VFCCU_FHFLTENC00_EN5_MASK)

#define C_VFCCU_FHFLTENC00_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC00_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC00_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN6_SHIFT)) & C_VFCCU_FHFLTENC00_EN6_MASK)

#define C_VFCCU_FHFLTENC00_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC00_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC00_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN7_SHIFT)) & C_VFCCU_FHFLTENC00_EN7_MASK)

#define C_VFCCU_FHFLTENC00_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC00_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC00_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN8_SHIFT)) & C_VFCCU_FHFLTENC00_EN8_MASK)

#define C_VFCCU_FHFLTENC00_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC00_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC00_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC00_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN9_SHIFT)) & C_VFCCU_FHFLTENC00_EN9_MASK)

#define C_VFCCU_FHFLTENC00_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC00_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC00_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN10_SHIFT)) & C_VFCCU_FHFLTENC00_EN10_MASK)

#define C_VFCCU_FHFLTENC00_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC00_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC00_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN11_SHIFT)) & C_VFCCU_FHFLTENC00_EN11_MASK)

#define C_VFCCU_FHFLTENC00_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC00_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC00_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN12_SHIFT)) & C_VFCCU_FHFLTENC00_EN12_MASK)

#define C_VFCCU_FHFLTENC00_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC00_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC00_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN13_SHIFT)) & C_VFCCU_FHFLTENC00_EN13_MASK)

#define C_VFCCU_FHFLTENC00_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC00_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC00_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN14_SHIFT)) & C_VFCCU_FHFLTENC00_EN14_MASK)

#define C_VFCCU_FHFLTENC00_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC00_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC00_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN15_SHIFT)) & C_VFCCU_FHFLTENC00_EN15_MASK)

#define C_VFCCU_FHFLTENC00_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC00_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC00_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN16_SHIFT)) & C_VFCCU_FHFLTENC00_EN16_MASK)

#define C_VFCCU_FHFLTENC00_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC00_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC00_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN17_SHIFT)) & C_VFCCU_FHFLTENC00_EN17_MASK)

#define C_VFCCU_FHFLTENC00_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC00_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC00_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN18_SHIFT)) & C_VFCCU_FHFLTENC00_EN18_MASK)

#define C_VFCCU_FHFLTENC00_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC00_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC00_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN19_SHIFT)) & C_VFCCU_FHFLTENC00_EN19_MASK)

#define C_VFCCU_FHFLTENC00_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC00_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC00_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN20_SHIFT)) & C_VFCCU_FHFLTENC00_EN20_MASK)

#define C_VFCCU_FHFLTENC00_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC00_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC00_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN21_SHIFT)) & C_VFCCU_FHFLTENC00_EN21_MASK)

#define C_VFCCU_FHFLTENC00_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC00_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC00_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN22_SHIFT)) & C_VFCCU_FHFLTENC00_EN22_MASK)

#define C_VFCCU_FHFLTENC00_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC00_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC00_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN23_SHIFT)) & C_VFCCU_FHFLTENC00_EN23_MASK)

#define C_VFCCU_FHFLTENC00_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC00_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC00_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN24_SHIFT)) & C_VFCCU_FHFLTENC00_EN24_MASK)

#define C_VFCCU_FHFLTENC00_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC00_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC00_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN25_SHIFT)) & C_VFCCU_FHFLTENC00_EN25_MASK)

#define C_VFCCU_FHFLTENC00_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC00_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC00_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN26_SHIFT)) & C_VFCCU_FHFLTENC00_EN26_MASK)

#define C_VFCCU_FHFLTENC00_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC00_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC00_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN27_SHIFT)) & C_VFCCU_FHFLTENC00_EN27_MASK)

#define C_VFCCU_FHFLTENC00_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC00_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC00_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN28_SHIFT)) & C_VFCCU_FHFLTENC00_EN28_MASK)

#define C_VFCCU_FHFLTENC00_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC00_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC00_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN29_SHIFT)) & C_VFCCU_FHFLTENC00_EN29_MASK)

#define C_VFCCU_FHFLTENC00_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC00_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC00_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN30_SHIFT)) & C_VFCCU_FHFLTENC00_EN30_MASK)

#define C_VFCCU_FHFLTENC00_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC00_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC00_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC00_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC00_EN31_SHIFT)) & C_VFCCU_FHFLTENC00_EN31_MASK)
/*! @} */

/*! @name FHFLTENC01 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC01_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC01_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC01_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN32_SHIFT)) & C_VFCCU_FHFLTENC01_EN32_MASK)

#define C_VFCCU_FHFLTENC01_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC01_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC01_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN33_SHIFT)) & C_VFCCU_FHFLTENC01_EN33_MASK)

#define C_VFCCU_FHFLTENC01_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC01_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC01_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN34_SHIFT)) & C_VFCCU_FHFLTENC01_EN34_MASK)

#define C_VFCCU_FHFLTENC01_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC01_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC01_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN35_SHIFT)) & C_VFCCU_FHFLTENC01_EN35_MASK)

#define C_VFCCU_FHFLTENC01_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC01_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC01_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN36_SHIFT)) & C_VFCCU_FHFLTENC01_EN36_MASK)

#define C_VFCCU_FHFLTENC01_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC01_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC01_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN37_SHIFT)) & C_VFCCU_FHFLTENC01_EN37_MASK)

#define C_VFCCU_FHFLTENC01_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC01_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC01_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN38_SHIFT)) & C_VFCCU_FHFLTENC01_EN38_MASK)

#define C_VFCCU_FHFLTENC01_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC01_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC01_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN39_SHIFT)) & C_VFCCU_FHFLTENC01_EN39_MASK)

#define C_VFCCU_FHFLTENC01_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC01_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC01_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN40_SHIFT)) & C_VFCCU_FHFLTENC01_EN40_MASK)

#define C_VFCCU_FHFLTENC01_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC01_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC01_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN41_SHIFT)) & C_VFCCU_FHFLTENC01_EN41_MASK)

#define C_VFCCU_FHFLTENC01_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC01_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC01_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN42_SHIFT)) & C_VFCCU_FHFLTENC01_EN42_MASK)

#define C_VFCCU_FHFLTENC01_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC01_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC01_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN43_SHIFT)) & C_VFCCU_FHFLTENC01_EN43_MASK)

#define C_VFCCU_FHFLTENC01_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC01_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC01_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN44_SHIFT)) & C_VFCCU_FHFLTENC01_EN44_MASK)

#define C_VFCCU_FHFLTENC01_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC01_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC01_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN45_SHIFT)) & C_VFCCU_FHFLTENC01_EN45_MASK)

#define C_VFCCU_FHFLTENC01_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC01_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC01_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN46_SHIFT)) & C_VFCCU_FHFLTENC01_EN46_MASK)

#define C_VFCCU_FHFLTENC01_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC01_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC01_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN47_SHIFT)) & C_VFCCU_FHFLTENC01_EN47_MASK)

#define C_VFCCU_FHFLTENC01_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC01_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC01_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN48_SHIFT)) & C_VFCCU_FHFLTENC01_EN48_MASK)

#define C_VFCCU_FHFLTENC01_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC01_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC01_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN49_SHIFT)) & C_VFCCU_FHFLTENC01_EN49_MASK)

#define C_VFCCU_FHFLTENC01_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC01_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC01_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN50_SHIFT)) & C_VFCCU_FHFLTENC01_EN50_MASK)

#define C_VFCCU_FHFLTENC01_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC01_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC01_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN51_SHIFT)) & C_VFCCU_FHFLTENC01_EN51_MASK)

#define C_VFCCU_FHFLTENC01_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC01_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC01_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN52_SHIFT)) & C_VFCCU_FHFLTENC01_EN52_MASK)

#define C_VFCCU_FHFLTENC01_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC01_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC01_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN53_SHIFT)) & C_VFCCU_FHFLTENC01_EN53_MASK)

#define C_VFCCU_FHFLTENC01_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC01_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC01_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN54_SHIFT)) & C_VFCCU_FHFLTENC01_EN54_MASK)

#define C_VFCCU_FHFLTENC01_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC01_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC01_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN55_SHIFT)) & C_VFCCU_FHFLTENC01_EN55_MASK)

#define C_VFCCU_FHFLTENC01_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC01_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC01_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN56_SHIFT)) & C_VFCCU_FHFLTENC01_EN56_MASK)

#define C_VFCCU_FHFLTENC01_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC01_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC01_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN57_SHIFT)) & C_VFCCU_FHFLTENC01_EN57_MASK)

#define C_VFCCU_FHFLTENC01_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC01_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC01_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN58_SHIFT)) & C_VFCCU_FHFLTENC01_EN58_MASK)

#define C_VFCCU_FHFLTENC01_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC01_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC01_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN59_SHIFT)) & C_VFCCU_FHFLTENC01_EN59_MASK)

#define C_VFCCU_FHFLTENC01_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC01_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC01_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN60_SHIFT)) & C_VFCCU_FHFLTENC01_EN60_MASK)

#define C_VFCCU_FHFLTENC01_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC01_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC01_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN61_SHIFT)) & C_VFCCU_FHFLTENC01_EN61_MASK)

#define C_VFCCU_FHFLTENC01_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC01_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC01_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN62_SHIFT)) & C_VFCCU_FHFLTENC01_EN62_MASK)

#define C_VFCCU_FHFLTENC01_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC01_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC01_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC01_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC01_EN63_SHIFT)) & C_VFCCU_FHFLTENC01_EN63_MASK)
/*! @} */

/*! @name FHFLTENC02 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC02_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC02_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC02_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC02_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC02_EN64_SHIFT)) & C_VFCCU_FHFLTENC02_EN64_MASK)

#define C_VFCCU_FHFLTENC02_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC02_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC02_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC02_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC02_EN65_SHIFT)) & C_VFCCU_FHFLTENC02_EN65_MASK)
/*! @} */

/*! @name FHFLTS00 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS00_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS00_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS00_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT0_SHIFT)) & C_VFCCU_FHFLTS00_STAT0_MASK)

#define C_VFCCU_FHFLTS00_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS00_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS00_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT1_SHIFT)) & C_VFCCU_FHFLTS00_STAT1_MASK)

#define C_VFCCU_FHFLTS00_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS00_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS00_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT2_SHIFT)) & C_VFCCU_FHFLTS00_STAT2_MASK)

#define C_VFCCU_FHFLTS00_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS00_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS00_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT3_SHIFT)) & C_VFCCU_FHFLTS00_STAT3_MASK)

#define C_VFCCU_FHFLTS00_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS00_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS00_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT4_SHIFT)) & C_VFCCU_FHFLTS00_STAT4_MASK)

#define C_VFCCU_FHFLTS00_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS00_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS00_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT5_SHIFT)) & C_VFCCU_FHFLTS00_STAT5_MASK)

#define C_VFCCU_FHFLTS00_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS00_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS00_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT6_SHIFT)) & C_VFCCU_FHFLTS00_STAT6_MASK)

#define C_VFCCU_FHFLTS00_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS00_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS00_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT7_SHIFT)) & C_VFCCU_FHFLTS00_STAT7_MASK)

#define C_VFCCU_FHFLTS00_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS00_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS00_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT8_SHIFT)) & C_VFCCU_FHFLTS00_STAT8_MASK)

#define C_VFCCU_FHFLTS00_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS00_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS00_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS00_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT9_SHIFT)) & C_VFCCU_FHFLTS00_STAT9_MASK)

#define C_VFCCU_FHFLTS00_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS00_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS00_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT10_SHIFT)) & C_VFCCU_FHFLTS00_STAT10_MASK)

#define C_VFCCU_FHFLTS00_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS00_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS00_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT11_SHIFT)) & C_VFCCU_FHFLTS00_STAT11_MASK)

#define C_VFCCU_FHFLTS00_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS00_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS00_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT12_SHIFT)) & C_VFCCU_FHFLTS00_STAT12_MASK)

#define C_VFCCU_FHFLTS00_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS00_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS00_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT13_SHIFT)) & C_VFCCU_FHFLTS00_STAT13_MASK)

#define C_VFCCU_FHFLTS00_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS00_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS00_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT14_SHIFT)) & C_VFCCU_FHFLTS00_STAT14_MASK)

#define C_VFCCU_FHFLTS00_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS00_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS00_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT15_SHIFT)) & C_VFCCU_FHFLTS00_STAT15_MASK)

#define C_VFCCU_FHFLTS00_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS00_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS00_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT16_SHIFT)) & C_VFCCU_FHFLTS00_STAT16_MASK)

#define C_VFCCU_FHFLTS00_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS00_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS00_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT17_SHIFT)) & C_VFCCU_FHFLTS00_STAT17_MASK)

#define C_VFCCU_FHFLTS00_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS00_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS00_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT18_SHIFT)) & C_VFCCU_FHFLTS00_STAT18_MASK)

#define C_VFCCU_FHFLTS00_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS00_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS00_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT19_SHIFT)) & C_VFCCU_FHFLTS00_STAT19_MASK)

#define C_VFCCU_FHFLTS00_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS00_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS00_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT20_SHIFT)) & C_VFCCU_FHFLTS00_STAT20_MASK)

#define C_VFCCU_FHFLTS00_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS00_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS00_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT21_SHIFT)) & C_VFCCU_FHFLTS00_STAT21_MASK)

#define C_VFCCU_FHFLTS00_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS00_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS00_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT22_SHIFT)) & C_VFCCU_FHFLTS00_STAT22_MASK)

#define C_VFCCU_FHFLTS00_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS00_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS00_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT23_SHIFT)) & C_VFCCU_FHFLTS00_STAT23_MASK)

#define C_VFCCU_FHFLTS00_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS00_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS00_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT24_SHIFT)) & C_VFCCU_FHFLTS00_STAT24_MASK)

#define C_VFCCU_FHFLTS00_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS00_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS00_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT25_SHIFT)) & C_VFCCU_FHFLTS00_STAT25_MASK)

#define C_VFCCU_FHFLTS00_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS00_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS00_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT26_SHIFT)) & C_VFCCU_FHFLTS00_STAT26_MASK)

#define C_VFCCU_FHFLTS00_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS00_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS00_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT27_SHIFT)) & C_VFCCU_FHFLTS00_STAT27_MASK)

#define C_VFCCU_FHFLTS00_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS00_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS00_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT28_SHIFT)) & C_VFCCU_FHFLTS00_STAT28_MASK)

#define C_VFCCU_FHFLTS00_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS00_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS00_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT29_SHIFT)) & C_VFCCU_FHFLTS00_STAT29_MASK)

#define C_VFCCU_FHFLTS00_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS00_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS00_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT30_SHIFT)) & C_VFCCU_FHFLTS00_STAT30_MASK)

#define C_VFCCU_FHFLTS00_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS00_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS00_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS00_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS00_STAT31_SHIFT)) & C_VFCCU_FHFLTS00_STAT31_MASK)
/*! @} */

/*! @name FHFLTS01 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS01_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS01_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS01_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT32_SHIFT)) & C_VFCCU_FHFLTS01_STAT32_MASK)

#define C_VFCCU_FHFLTS01_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS01_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS01_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT33_SHIFT)) & C_VFCCU_FHFLTS01_STAT33_MASK)

#define C_VFCCU_FHFLTS01_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS01_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS01_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT34_SHIFT)) & C_VFCCU_FHFLTS01_STAT34_MASK)

#define C_VFCCU_FHFLTS01_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS01_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS01_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT35_SHIFT)) & C_VFCCU_FHFLTS01_STAT35_MASK)

#define C_VFCCU_FHFLTS01_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS01_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS01_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT36_SHIFT)) & C_VFCCU_FHFLTS01_STAT36_MASK)

#define C_VFCCU_FHFLTS01_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS01_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS01_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT37_SHIFT)) & C_VFCCU_FHFLTS01_STAT37_MASK)

#define C_VFCCU_FHFLTS01_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS01_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS01_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT38_SHIFT)) & C_VFCCU_FHFLTS01_STAT38_MASK)

#define C_VFCCU_FHFLTS01_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS01_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS01_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT39_SHIFT)) & C_VFCCU_FHFLTS01_STAT39_MASK)

#define C_VFCCU_FHFLTS01_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS01_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS01_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT40_SHIFT)) & C_VFCCU_FHFLTS01_STAT40_MASK)

#define C_VFCCU_FHFLTS01_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS01_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS01_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT41_SHIFT)) & C_VFCCU_FHFLTS01_STAT41_MASK)

#define C_VFCCU_FHFLTS01_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS01_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS01_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT42_SHIFT)) & C_VFCCU_FHFLTS01_STAT42_MASK)

#define C_VFCCU_FHFLTS01_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS01_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS01_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT43_SHIFT)) & C_VFCCU_FHFLTS01_STAT43_MASK)

#define C_VFCCU_FHFLTS01_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS01_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS01_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT44_SHIFT)) & C_VFCCU_FHFLTS01_STAT44_MASK)

#define C_VFCCU_FHFLTS01_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS01_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS01_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT45_SHIFT)) & C_VFCCU_FHFLTS01_STAT45_MASK)

#define C_VFCCU_FHFLTS01_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS01_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS01_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT46_SHIFT)) & C_VFCCU_FHFLTS01_STAT46_MASK)

#define C_VFCCU_FHFLTS01_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS01_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS01_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT47_SHIFT)) & C_VFCCU_FHFLTS01_STAT47_MASK)

#define C_VFCCU_FHFLTS01_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS01_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS01_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT48_SHIFT)) & C_VFCCU_FHFLTS01_STAT48_MASK)

#define C_VFCCU_FHFLTS01_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS01_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS01_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT49_SHIFT)) & C_VFCCU_FHFLTS01_STAT49_MASK)

#define C_VFCCU_FHFLTS01_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS01_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS01_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT50_SHIFT)) & C_VFCCU_FHFLTS01_STAT50_MASK)

#define C_VFCCU_FHFLTS01_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS01_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS01_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT51_SHIFT)) & C_VFCCU_FHFLTS01_STAT51_MASK)

#define C_VFCCU_FHFLTS01_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS01_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS01_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT52_SHIFT)) & C_VFCCU_FHFLTS01_STAT52_MASK)

#define C_VFCCU_FHFLTS01_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS01_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS01_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT53_SHIFT)) & C_VFCCU_FHFLTS01_STAT53_MASK)

#define C_VFCCU_FHFLTS01_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS01_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS01_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT54_SHIFT)) & C_VFCCU_FHFLTS01_STAT54_MASK)

#define C_VFCCU_FHFLTS01_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS01_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS01_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT55_SHIFT)) & C_VFCCU_FHFLTS01_STAT55_MASK)

#define C_VFCCU_FHFLTS01_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS01_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS01_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT56_SHIFT)) & C_VFCCU_FHFLTS01_STAT56_MASK)

#define C_VFCCU_FHFLTS01_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS01_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS01_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT57_SHIFT)) & C_VFCCU_FHFLTS01_STAT57_MASK)

#define C_VFCCU_FHFLTS01_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS01_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS01_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT58_SHIFT)) & C_VFCCU_FHFLTS01_STAT58_MASK)

#define C_VFCCU_FHFLTS01_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS01_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS01_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT59_SHIFT)) & C_VFCCU_FHFLTS01_STAT59_MASK)

#define C_VFCCU_FHFLTS01_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS01_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS01_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT60_SHIFT)) & C_VFCCU_FHFLTS01_STAT60_MASK)

#define C_VFCCU_FHFLTS01_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS01_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS01_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT61_SHIFT)) & C_VFCCU_FHFLTS01_STAT61_MASK)

#define C_VFCCU_FHFLTS01_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS01_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS01_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT62_SHIFT)) & C_VFCCU_FHFLTS01_STAT62_MASK)

#define C_VFCCU_FHFLTS01_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS01_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS01_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS01_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS01_STAT63_SHIFT)) & C_VFCCU_FHFLTS01_STAT63_MASK)
/*! @} */

/*! @name FHFLTS02 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS02_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS02_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS02_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS02_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS02_STAT64_SHIFT)) & C_VFCCU_FHFLTS02_STAT64_MASK)

#define C_VFCCU_FHFLTS02_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS02_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS02_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS02_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS02_STAT65_SHIFT)) & C_VFCCU_FHFLTS02_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC00 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC00_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC00_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC00_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC00_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC00_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC00_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC00_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC00_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC00_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC00_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC00_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC00_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC00_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC00_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC00_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC00_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC00_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC00_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC00_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC00_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC00_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC00_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC00_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC00_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC00_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC00_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC00_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC01 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC01_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC01_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC01_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC01_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC01_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC01_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC01_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC01_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC01_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC01_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC01_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC01_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC01_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC01_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC01_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC01_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC01_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC01_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC01_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC01_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC01_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC01_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC01_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC01_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC01_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC01_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC01_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC02 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC02_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC02_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC02_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC02_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC02_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC02_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC02_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC02_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC02_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC02_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC02_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC02_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC02_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC02_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC02_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC02_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC02_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC02_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC02_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC02_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC02_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC02_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC02_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC02_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC02_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC02_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC02_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC03 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC03_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC03_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC03_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC03_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC03_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC03_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC03_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC03_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC03_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC03_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC03_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC03_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC03_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC03_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC03_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC03_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC03_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC03_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC03_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC03_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC03_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC03_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC03_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC03_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC03_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC03_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC03_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC04 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC04_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC04_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC04_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC04_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC04_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC04_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC04_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC04_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC04_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC04_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC04_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC04_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC04_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC04_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC04_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC04_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC04_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC04_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC04_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC04_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC04_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC04_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC04_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC04_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC04_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC04_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC04_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC05 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC05_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC05_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC05_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC05_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC05_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC05_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC05_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC05_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC05_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC05_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC05_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC05_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC05_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC05_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC05_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC05_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC05_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC05_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC05_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC05_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC05_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC05_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC05_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC05_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC05_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC05_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC05_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC06 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC06_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC06_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC06_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC06_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC06_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC06_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC06_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC06_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC06_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC06_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC06_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC06_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC06_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC06_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC06_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC06_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC06_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC06_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC06_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC06_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC06_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC06_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC06_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC06_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC06_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC06_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC06_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC07 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC07_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC07_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC07_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC07_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC07_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC07_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC07_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC07_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC07_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC07_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC07_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC07_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC07_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC07_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC07_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC07_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC07_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC07_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC07_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC07_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC07_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC07_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC07_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC07_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC07_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC07_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC07_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC08 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC08_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC08_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC08_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC08_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC08_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC08_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC08_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC08_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC08_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC08_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC08_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC08_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC0_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC0_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC0_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC0_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC0_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC0_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC0_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC0_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC0_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC0_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC0_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC0_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC0_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC0_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC0_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC0_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC0_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC0_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC0_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC0_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC0_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC0_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC0_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC0_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC0_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC0_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC0_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC0_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC0_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC0_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC0_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC0_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC0_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC0_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC0_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC0_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC0_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC0_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC0_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC0_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC0_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC0_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC0_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC0_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC0_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC0_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC0_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC0_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC0_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC0_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC0_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC0_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC0_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC0_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC0_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC0_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC0_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC0_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC0_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC0_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC0_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC0_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC0_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC0_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC0_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC0_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC0_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC0_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC0_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC0_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC0_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC0_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC0_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC0_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC0_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC0_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC0_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC0_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC0_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC0_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC0_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC0_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC0_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC0_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC0_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC0_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC0_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC0_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC0_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC0_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC0_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC0_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC0_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC0_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC0_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC0_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC0_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC0_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC0_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC0_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC0_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC0_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC0_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC0_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC0_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC0_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC0_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC0_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC0_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC0_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC0_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC0_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC0_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC0_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC0_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC0_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC0_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC0_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC0_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC0_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC0_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC0_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC0_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC0_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC0_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC0_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC0_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC0_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC0_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC0_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC0_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC0_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC0_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC0_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC0_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC0_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC0_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC0_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC0_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC0_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC0_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC0_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC0_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC0_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC0_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC0_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC0_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC0_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC0_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC0_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC0_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC0_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC0_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC0_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC0_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC0_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC0_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC0_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC0_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC0_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC0_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC0_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC0_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC0_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC0_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC0_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC0_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC0_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC0_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC0_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC0_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC0_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC0_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC0_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC0_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC0_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC0_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC0_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC0_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC0_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC0_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC0_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC0_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC0_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC0_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC0_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC0_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC0_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC0_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC0_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC0_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC0_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC0_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC0_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC0_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC0_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC0_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC0_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC0_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC0_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC0_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC0_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC0_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC0_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC0_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC0_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC0_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC0_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC0_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC0_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC0_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC0_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC0_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC0_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC0_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC0_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC0_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC0_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC0_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC0_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC0_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC0_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC0_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC0_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC0_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC0_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC0_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC0_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC0_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC0_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC0_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC0_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC0_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC0_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC0_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC0_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC0_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC0_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC0_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC0_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC0_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC0_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC0_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC0_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC0_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC0_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC0_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC0_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC0_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC0_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC0_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC0_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC0_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC0_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC0_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC0_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC0_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC0_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC0_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC0_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC0_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC0_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC0_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC0_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC0_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC0_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC0_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC0_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC0_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC0_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC0_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC0_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC0_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC0_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC0_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC0_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC0_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC0_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC0_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC0_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC0_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC0_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC0_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC0_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC0_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC0_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC0_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC0_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC0_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC0_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC0_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC0_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC0_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC0_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC0_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC0_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC0_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC0_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC0_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC0_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC0_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC0_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC0_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC0_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC0_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC0_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC0_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC0_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC0_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC0_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC0_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC0_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC0_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC0_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC0_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC0_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC0_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC0_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC0_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC0_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC0_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC0_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC0_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC0_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC0_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC0_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC0_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC0_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC0_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC0_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC0_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC0_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC0_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC0_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC0_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC0_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC0_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC0_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC0_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC0_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC0_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC0_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC0_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC0_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC0_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC0_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC0_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC0_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC0_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC0_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC0_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC0_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC0_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC0_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC0_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC0_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC0_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC0_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC0_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC0_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC0_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC0_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC0_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC0_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC0_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC0_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC0_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC0_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC0_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC0_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC0_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC0_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC0_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC0_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC0_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC0_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC0_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC0_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC0_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC0_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC0_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC0_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC0_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC0_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC0_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC0_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC0_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC0_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC0_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC0_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC0_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC0_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC0_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC0_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC0_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC0_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC0_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC0_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC0_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC0_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC0_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC0_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC0_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC0_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC0_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC0_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC0_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC0_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC0_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC0_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC0_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC0_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC0_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC0_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC0_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC0_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC0_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC0_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC0_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC0_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC0_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC0_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC0_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC0_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC0_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC0_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC0_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC0_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC0_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC0_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC0_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC0_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC0_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC0_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC0_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC0_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC0_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC0_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC0_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC0_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC0_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC0_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC0_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC0_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC0_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC0_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC0_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC0_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC0_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC0_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC0_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC0_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC0_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC0_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC0_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC0_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC0_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC0_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC0_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC0_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC0_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC0_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC0_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC0_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC0_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC0_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC0_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC0_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC0_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC0_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC0_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC0_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC0_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC0_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC0_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC0_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC0_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC0_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC0_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC0_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC0_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC0_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC0_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC0_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC0_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC0_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC0_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC0_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC0_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC0_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC0_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC0_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC0_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC0_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC0_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC0_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC0_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC0_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC0_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC0_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC0_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC0_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC0_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC0_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC0_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC0_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC0_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC0_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC0_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC0_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC0_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC0_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC0_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC0_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC0_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC0_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC0_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC0_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC0_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC0_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC0_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC0_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC0_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC0_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC0_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC0_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC0_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC0_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC0_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC0_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC0_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC0_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC0_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC0_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC0_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC0_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC0_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC0_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC0_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC0_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC0_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC0_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC0_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC0_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC0_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC0_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC0_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC0_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC0_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC0_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC0_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC0_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC0_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC0_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC0_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC0_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC0_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC0_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC0_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC0_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC0_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC0_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC0_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC0_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC0_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC0_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC0_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC0_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC0_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC0_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC0_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC0_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC0_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC0_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC0_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC0_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC0_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC0_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC0_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC0_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC0_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC0_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC0_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC0_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC0_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC0_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC0_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC0_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC0_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC0_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC0_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC0_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC0_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC0_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC0_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC0_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC0_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC0_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC0_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC0_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC0_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC0_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC0_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC0_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC0_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC0_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC0_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC0_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC0_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC0_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC0_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC0_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC0_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC0_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC0_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC0_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC0_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC0_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC0_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC0_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC0_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC0_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC0_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC0_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC0_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC0_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC0_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC0_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC0_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC0_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC0_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC0_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC0_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC0_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC0_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC0_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC0_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC0_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC0_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC0_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC0_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC0_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC0_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC0_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC0_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC0_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC0_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC0_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC0_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC0_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC0_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC0_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC0_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC0_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC0_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC0_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC0_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC0_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC0_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC0_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC0_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC0_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC0_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC0_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC0_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC0_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC0_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC0_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC0_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC0_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC0_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC0_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC0_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC0_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC0_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC0_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC0_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC0_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC0_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC0_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC0_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC0_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC0_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC0_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC0_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC0_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC0_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC0_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC0_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC0_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC0_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC0_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC0_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC0_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC0_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC0_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC0_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC0_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC0_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC0_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC0_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC0_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC0_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC0_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC0_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC0_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC0_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC0_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC0_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC0_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC0_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC0_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC0_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC0_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC0_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC0_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC0_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC0_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC0_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC0_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC0_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC0_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC0_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC0_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC0_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC0_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC0_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC0_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC0_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC0_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC0_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC0_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC0_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC0_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC0_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC0_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC0_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC0_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC0_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC0_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC0_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC0_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC0_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC0_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC0_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC0_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC0_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC0_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC0_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC0_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC0_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC0_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC0_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC0_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC0_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC0_51_RKNEN49_MASK)
/*! @} */

/*! @name FHCFG1 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG1_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG1_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG1_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG1_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG1_FHIDEN_SHIFT)) & C_VFCCU_FHCFG1_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS1 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS1_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS1_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS1_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS1_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS1_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS1_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS1_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS1_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS1_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS1_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS1_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS1_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC10 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC10_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC10_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC10_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN0_SHIFT)) & C_VFCCU_FHFLTENC10_EN0_MASK)

#define C_VFCCU_FHFLTENC10_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC10_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC10_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN1_SHIFT)) & C_VFCCU_FHFLTENC10_EN1_MASK)

#define C_VFCCU_FHFLTENC10_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC10_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC10_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN2_SHIFT)) & C_VFCCU_FHFLTENC10_EN2_MASK)

#define C_VFCCU_FHFLTENC10_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC10_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC10_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN3_SHIFT)) & C_VFCCU_FHFLTENC10_EN3_MASK)

#define C_VFCCU_FHFLTENC10_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC10_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC10_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN4_SHIFT)) & C_VFCCU_FHFLTENC10_EN4_MASK)

#define C_VFCCU_FHFLTENC10_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC10_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC10_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN5_SHIFT)) & C_VFCCU_FHFLTENC10_EN5_MASK)

#define C_VFCCU_FHFLTENC10_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC10_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC10_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN6_SHIFT)) & C_VFCCU_FHFLTENC10_EN6_MASK)

#define C_VFCCU_FHFLTENC10_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC10_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC10_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN7_SHIFT)) & C_VFCCU_FHFLTENC10_EN7_MASK)

#define C_VFCCU_FHFLTENC10_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC10_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC10_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN8_SHIFT)) & C_VFCCU_FHFLTENC10_EN8_MASK)

#define C_VFCCU_FHFLTENC10_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC10_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC10_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC10_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN9_SHIFT)) & C_VFCCU_FHFLTENC10_EN9_MASK)

#define C_VFCCU_FHFLTENC10_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC10_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC10_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN10_SHIFT)) & C_VFCCU_FHFLTENC10_EN10_MASK)

#define C_VFCCU_FHFLTENC10_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC10_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC10_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN11_SHIFT)) & C_VFCCU_FHFLTENC10_EN11_MASK)

#define C_VFCCU_FHFLTENC10_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC10_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC10_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN12_SHIFT)) & C_VFCCU_FHFLTENC10_EN12_MASK)

#define C_VFCCU_FHFLTENC10_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC10_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC10_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN13_SHIFT)) & C_VFCCU_FHFLTENC10_EN13_MASK)

#define C_VFCCU_FHFLTENC10_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC10_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC10_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN14_SHIFT)) & C_VFCCU_FHFLTENC10_EN14_MASK)

#define C_VFCCU_FHFLTENC10_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC10_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC10_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN15_SHIFT)) & C_VFCCU_FHFLTENC10_EN15_MASK)

#define C_VFCCU_FHFLTENC10_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC10_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC10_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN16_SHIFT)) & C_VFCCU_FHFLTENC10_EN16_MASK)

#define C_VFCCU_FHFLTENC10_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC10_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC10_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN17_SHIFT)) & C_VFCCU_FHFLTENC10_EN17_MASK)

#define C_VFCCU_FHFLTENC10_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC10_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC10_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN18_SHIFT)) & C_VFCCU_FHFLTENC10_EN18_MASK)

#define C_VFCCU_FHFLTENC10_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC10_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC10_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN19_SHIFT)) & C_VFCCU_FHFLTENC10_EN19_MASK)

#define C_VFCCU_FHFLTENC10_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC10_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC10_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN20_SHIFT)) & C_VFCCU_FHFLTENC10_EN20_MASK)

#define C_VFCCU_FHFLTENC10_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC10_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC10_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN21_SHIFT)) & C_VFCCU_FHFLTENC10_EN21_MASK)

#define C_VFCCU_FHFLTENC10_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC10_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC10_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN22_SHIFT)) & C_VFCCU_FHFLTENC10_EN22_MASK)

#define C_VFCCU_FHFLTENC10_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC10_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC10_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN23_SHIFT)) & C_VFCCU_FHFLTENC10_EN23_MASK)

#define C_VFCCU_FHFLTENC10_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC10_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC10_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN24_SHIFT)) & C_VFCCU_FHFLTENC10_EN24_MASK)

#define C_VFCCU_FHFLTENC10_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC10_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC10_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN25_SHIFT)) & C_VFCCU_FHFLTENC10_EN25_MASK)

#define C_VFCCU_FHFLTENC10_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC10_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC10_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN26_SHIFT)) & C_VFCCU_FHFLTENC10_EN26_MASK)

#define C_VFCCU_FHFLTENC10_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC10_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC10_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN27_SHIFT)) & C_VFCCU_FHFLTENC10_EN27_MASK)

#define C_VFCCU_FHFLTENC10_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC10_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC10_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN28_SHIFT)) & C_VFCCU_FHFLTENC10_EN28_MASK)

#define C_VFCCU_FHFLTENC10_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC10_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC10_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN29_SHIFT)) & C_VFCCU_FHFLTENC10_EN29_MASK)

#define C_VFCCU_FHFLTENC10_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC10_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC10_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN30_SHIFT)) & C_VFCCU_FHFLTENC10_EN30_MASK)

#define C_VFCCU_FHFLTENC10_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC10_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC10_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC10_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC10_EN31_SHIFT)) & C_VFCCU_FHFLTENC10_EN31_MASK)
/*! @} */

/*! @name FHFLTENC11 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC11_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC11_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC11_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN32_SHIFT)) & C_VFCCU_FHFLTENC11_EN32_MASK)

#define C_VFCCU_FHFLTENC11_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC11_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC11_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN33_SHIFT)) & C_VFCCU_FHFLTENC11_EN33_MASK)

#define C_VFCCU_FHFLTENC11_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC11_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC11_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN34_SHIFT)) & C_VFCCU_FHFLTENC11_EN34_MASK)

#define C_VFCCU_FHFLTENC11_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC11_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC11_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN35_SHIFT)) & C_VFCCU_FHFLTENC11_EN35_MASK)

#define C_VFCCU_FHFLTENC11_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC11_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC11_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN36_SHIFT)) & C_VFCCU_FHFLTENC11_EN36_MASK)

#define C_VFCCU_FHFLTENC11_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC11_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC11_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN37_SHIFT)) & C_VFCCU_FHFLTENC11_EN37_MASK)

#define C_VFCCU_FHFLTENC11_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC11_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC11_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN38_SHIFT)) & C_VFCCU_FHFLTENC11_EN38_MASK)

#define C_VFCCU_FHFLTENC11_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC11_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC11_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN39_SHIFT)) & C_VFCCU_FHFLTENC11_EN39_MASK)

#define C_VFCCU_FHFLTENC11_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC11_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC11_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN40_SHIFT)) & C_VFCCU_FHFLTENC11_EN40_MASK)

#define C_VFCCU_FHFLTENC11_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC11_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC11_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN41_SHIFT)) & C_VFCCU_FHFLTENC11_EN41_MASK)

#define C_VFCCU_FHFLTENC11_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC11_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC11_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN42_SHIFT)) & C_VFCCU_FHFLTENC11_EN42_MASK)

#define C_VFCCU_FHFLTENC11_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC11_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC11_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN43_SHIFT)) & C_VFCCU_FHFLTENC11_EN43_MASK)

#define C_VFCCU_FHFLTENC11_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC11_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC11_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN44_SHIFT)) & C_VFCCU_FHFLTENC11_EN44_MASK)

#define C_VFCCU_FHFLTENC11_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC11_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC11_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN45_SHIFT)) & C_VFCCU_FHFLTENC11_EN45_MASK)

#define C_VFCCU_FHFLTENC11_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC11_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC11_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN46_SHIFT)) & C_VFCCU_FHFLTENC11_EN46_MASK)

#define C_VFCCU_FHFLTENC11_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC11_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC11_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN47_SHIFT)) & C_VFCCU_FHFLTENC11_EN47_MASK)

#define C_VFCCU_FHFLTENC11_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC11_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC11_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN48_SHIFT)) & C_VFCCU_FHFLTENC11_EN48_MASK)

#define C_VFCCU_FHFLTENC11_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC11_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC11_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN49_SHIFT)) & C_VFCCU_FHFLTENC11_EN49_MASK)

#define C_VFCCU_FHFLTENC11_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC11_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC11_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN50_SHIFT)) & C_VFCCU_FHFLTENC11_EN50_MASK)

#define C_VFCCU_FHFLTENC11_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC11_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC11_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN51_SHIFT)) & C_VFCCU_FHFLTENC11_EN51_MASK)

#define C_VFCCU_FHFLTENC11_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC11_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC11_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN52_SHIFT)) & C_VFCCU_FHFLTENC11_EN52_MASK)

#define C_VFCCU_FHFLTENC11_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC11_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC11_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN53_SHIFT)) & C_VFCCU_FHFLTENC11_EN53_MASK)

#define C_VFCCU_FHFLTENC11_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC11_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC11_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN54_SHIFT)) & C_VFCCU_FHFLTENC11_EN54_MASK)

#define C_VFCCU_FHFLTENC11_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC11_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC11_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN55_SHIFT)) & C_VFCCU_FHFLTENC11_EN55_MASK)

#define C_VFCCU_FHFLTENC11_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC11_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC11_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN56_SHIFT)) & C_VFCCU_FHFLTENC11_EN56_MASK)

#define C_VFCCU_FHFLTENC11_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC11_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC11_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN57_SHIFT)) & C_VFCCU_FHFLTENC11_EN57_MASK)

#define C_VFCCU_FHFLTENC11_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC11_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC11_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN58_SHIFT)) & C_VFCCU_FHFLTENC11_EN58_MASK)

#define C_VFCCU_FHFLTENC11_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC11_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC11_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN59_SHIFT)) & C_VFCCU_FHFLTENC11_EN59_MASK)

#define C_VFCCU_FHFLTENC11_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC11_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC11_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN60_SHIFT)) & C_VFCCU_FHFLTENC11_EN60_MASK)

#define C_VFCCU_FHFLTENC11_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC11_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC11_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN61_SHIFT)) & C_VFCCU_FHFLTENC11_EN61_MASK)

#define C_VFCCU_FHFLTENC11_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC11_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC11_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN62_SHIFT)) & C_VFCCU_FHFLTENC11_EN62_MASK)

#define C_VFCCU_FHFLTENC11_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC11_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC11_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC11_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC11_EN63_SHIFT)) & C_VFCCU_FHFLTENC11_EN63_MASK)
/*! @} */

/*! @name FHFLTENC12 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC12_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC12_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC12_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC12_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC12_EN64_SHIFT)) & C_VFCCU_FHFLTENC12_EN64_MASK)

#define C_VFCCU_FHFLTENC12_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC12_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC12_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC12_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC12_EN65_SHIFT)) & C_VFCCU_FHFLTENC12_EN65_MASK)
/*! @} */

/*! @name FHFLTS10 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS10_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS10_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS10_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT0_SHIFT)) & C_VFCCU_FHFLTS10_STAT0_MASK)

#define C_VFCCU_FHFLTS10_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS10_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS10_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT1_SHIFT)) & C_VFCCU_FHFLTS10_STAT1_MASK)

#define C_VFCCU_FHFLTS10_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS10_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS10_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT2_SHIFT)) & C_VFCCU_FHFLTS10_STAT2_MASK)

#define C_VFCCU_FHFLTS10_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS10_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS10_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT3_SHIFT)) & C_VFCCU_FHFLTS10_STAT3_MASK)

#define C_VFCCU_FHFLTS10_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS10_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS10_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT4_SHIFT)) & C_VFCCU_FHFLTS10_STAT4_MASK)

#define C_VFCCU_FHFLTS10_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS10_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS10_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT5_SHIFT)) & C_VFCCU_FHFLTS10_STAT5_MASK)

#define C_VFCCU_FHFLTS10_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS10_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS10_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT6_SHIFT)) & C_VFCCU_FHFLTS10_STAT6_MASK)

#define C_VFCCU_FHFLTS10_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS10_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS10_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT7_SHIFT)) & C_VFCCU_FHFLTS10_STAT7_MASK)

#define C_VFCCU_FHFLTS10_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS10_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS10_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT8_SHIFT)) & C_VFCCU_FHFLTS10_STAT8_MASK)

#define C_VFCCU_FHFLTS10_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS10_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS10_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS10_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT9_SHIFT)) & C_VFCCU_FHFLTS10_STAT9_MASK)

#define C_VFCCU_FHFLTS10_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS10_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS10_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT10_SHIFT)) & C_VFCCU_FHFLTS10_STAT10_MASK)

#define C_VFCCU_FHFLTS10_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS10_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS10_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT11_SHIFT)) & C_VFCCU_FHFLTS10_STAT11_MASK)

#define C_VFCCU_FHFLTS10_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS10_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS10_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT12_SHIFT)) & C_VFCCU_FHFLTS10_STAT12_MASK)

#define C_VFCCU_FHFLTS10_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS10_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS10_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT13_SHIFT)) & C_VFCCU_FHFLTS10_STAT13_MASK)

#define C_VFCCU_FHFLTS10_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS10_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS10_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT14_SHIFT)) & C_VFCCU_FHFLTS10_STAT14_MASK)

#define C_VFCCU_FHFLTS10_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS10_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS10_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT15_SHIFT)) & C_VFCCU_FHFLTS10_STAT15_MASK)

#define C_VFCCU_FHFLTS10_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS10_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS10_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT16_SHIFT)) & C_VFCCU_FHFLTS10_STAT16_MASK)

#define C_VFCCU_FHFLTS10_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS10_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS10_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT17_SHIFT)) & C_VFCCU_FHFLTS10_STAT17_MASK)

#define C_VFCCU_FHFLTS10_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS10_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS10_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT18_SHIFT)) & C_VFCCU_FHFLTS10_STAT18_MASK)

#define C_VFCCU_FHFLTS10_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS10_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS10_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT19_SHIFT)) & C_VFCCU_FHFLTS10_STAT19_MASK)

#define C_VFCCU_FHFLTS10_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS10_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS10_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT20_SHIFT)) & C_VFCCU_FHFLTS10_STAT20_MASK)

#define C_VFCCU_FHFLTS10_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS10_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS10_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT21_SHIFT)) & C_VFCCU_FHFLTS10_STAT21_MASK)

#define C_VFCCU_FHFLTS10_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS10_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS10_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT22_SHIFT)) & C_VFCCU_FHFLTS10_STAT22_MASK)

#define C_VFCCU_FHFLTS10_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS10_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS10_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT23_SHIFT)) & C_VFCCU_FHFLTS10_STAT23_MASK)

#define C_VFCCU_FHFLTS10_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS10_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS10_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT24_SHIFT)) & C_VFCCU_FHFLTS10_STAT24_MASK)

#define C_VFCCU_FHFLTS10_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS10_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS10_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT25_SHIFT)) & C_VFCCU_FHFLTS10_STAT25_MASK)

#define C_VFCCU_FHFLTS10_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS10_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS10_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT26_SHIFT)) & C_VFCCU_FHFLTS10_STAT26_MASK)

#define C_VFCCU_FHFLTS10_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS10_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS10_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT27_SHIFT)) & C_VFCCU_FHFLTS10_STAT27_MASK)

#define C_VFCCU_FHFLTS10_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS10_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS10_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT28_SHIFT)) & C_VFCCU_FHFLTS10_STAT28_MASK)

#define C_VFCCU_FHFLTS10_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS10_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS10_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT29_SHIFT)) & C_VFCCU_FHFLTS10_STAT29_MASK)

#define C_VFCCU_FHFLTS10_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS10_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS10_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT30_SHIFT)) & C_VFCCU_FHFLTS10_STAT30_MASK)

#define C_VFCCU_FHFLTS10_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS10_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS10_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS10_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS10_STAT31_SHIFT)) & C_VFCCU_FHFLTS10_STAT31_MASK)
/*! @} */

/*! @name FHFLTS11 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS11_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS11_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS11_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT32_SHIFT)) & C_VFCCU_FHFLTS11_STAT32_MASK)

#define C_VFCCU_FHFLTS11_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS11_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS11_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT33_SHIFT)) & C_VFCCU_FHFLTS11_STAT33_MASK)

#define C_VFCCU_FHFLTS11_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS11_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS11_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT34_SHIFT)) & C_VFCCU_FHFLTS11_STAT34_MASK)

#define C_VFCCU_FHFLTS11_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS11_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS11_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT35_SHIFT)) & C_VFCCU_FHFLTS11_STAT35_MASK)

#define C_VFCCU_FHFLTS11_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS11_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS11_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT36_SHIFT)) & C_VFCCU_FHFLTS11_STAT36_MASK)

#define C_VFCCU_FHFLTS11_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS11_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS11_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT37_SHIFT)) & C_VFCCU_FHFLTS11_STAT37_MASK)

#define C_VFCCU_FHFLTS11_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS11_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS11_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT38_SHIFT)) & C_VFCCU_FHFLTS11_STAT38_MASK)

#define C_VFCCU_FHFLTS11_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS11_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS11_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT39_SHIFT)) & C_VFCCU_FHFLTS11_STAT39_MASK)

#define C_VFCCU_FHFLTS11_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS11_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS11_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT40_SHIFT)) & C_VFCCU_FHFLTS11_STAT40_MASK)

#define C_VFCCU_FHFLTS11_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS11_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS11_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT41_SHIFT)) & C_VFCCU_FHFLTS11_STAT41_MASK)

#define C_VFCCU_FHFLTS11_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS11_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS11_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT42_SHIFT)) & C_VFCCU_FHFLTS11_STAT42_MASK)

#define C_VFCCU_FHFLTS11_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS11_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS11_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT43_SHIFT)) & C_VFCCU_FHFLTS11_STAT43_MASK)

#define C_VFCCU_FHFLTS11_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS11_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS11_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT44_SHIFT)) & C_VFCCU_FHFLTS11_STAT44_MASK)

#define C_VFCCU_FHFLTS11_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS11_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS11_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT45_SHIFT)) & C_VFCCU_FHFLTS11_STAT45_MASK)

#define C_VFCCU_FHFLTS11_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS11_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS11_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT46_SHIFT)) & C_VFCCU_FHFLTS11_STAT46_MASK)

#define C_VFCCU_FHFLTS11_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS11_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS11_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT47_SHIFT)) & C_VFCCU_FHFLTS11_STAT47_MASK)

#define C_VFCCU_FHFLTS11_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS11_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS11_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT48_SHIFT)) & C_VFCCU_FHFLTS11_STAT48_MASK)

#define C_VFCCU_FHFLTS11_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS11_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS11_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT49_SHIFT)) & C_VFCCU_FHFLTS11_STAT49_MASK)

#define C_VFCCU_FHFLTS11_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS11_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS11_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT50_SHIFT)) & C_VFCCU_FHFLTS11_STAT50_MASK)

#define C_VFCCU_FHFLTS11_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS11_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS11_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT51_SHIFT)) & C_VFCCU_FHFLTS11_STAT51_MASK)

#define C_VFCCU_FHFLTS11_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS11_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS11_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT52_SHIFT)) & C_VFCCU_FHFLTS11_STAT52_MASK)

#define C_VFCCU_FHFLTS11_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS11_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS11_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT53_SHIFT)) & C_VFCCU_FHFLTS11_STAT53_MASK)

#define C_VFCCU_FHFLTS11_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS11_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS11_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT54_SHIFT)) & C_VFCCU_FHFLTS11_STAT54_MASK)

#define C_VFCCU_FHFLTS11_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS11_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS11_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT55_SHIFT)) & C_VFCCU_FHFLTS11_STAT55_MASK)

#define C_VFCCU_FHFLTS11_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS11_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS11_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT56_SHIFT)) & C_VFCCU_FHFLTS11_STAT56_MASK)

#define C_VFCCU_FHFLTS11_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS11_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS11_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT57_SHIFT)) & C_VFCCU_FHFLTS11_STAT57_MASK)

#define C_VFCCU_FHFLTS11_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS11_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS11_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT58_SHIFT)) & C_VFCCU_FHFLTS11_STAT58_MASK)

#define C_VFCCU_FHFLTS11_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS11_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS11_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT59_SHIFT)) & C_VFCCU_FHFLTS11_STAT59_MASK)

#define C_VFCCU_FHFLTS11_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS11_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS11_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT60_SHIFT)) & C_VFCCU_FHFLTS11_STAT60_MASK)

#define C_VFCCU_FHFLTS11_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS11_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS11_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT61_SHIFT)) & C_VFCCU_FHFLTS11_STAT61_MASK)

#define C_VFCCU_FHFLTS11_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS11_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS11_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT62_SHIFT)) & C_VFCCU_FHFLTS11_STAT62_MASK)

#define C_VFCCU_FHFLTS11_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS11_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS11_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS11_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS11_STAT63_SHIFT)) & C_VFCCU_FHFLTS11_STAT63_MASK)
/*! @} */

/*! @name FHFLTS12 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS12_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS12_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS12_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS12_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS12_STAT64_SHIFT)) & C_VFCCU_FHFLTS12_STAT64_MASK)

#define C_VFCCU_FHFLTS12_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS12_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS12_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS12_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS12_STAT65_SHIFT)) & C_VFCCU_FHFLTS12_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC10 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC10_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC10_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC10_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC10_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC10_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC10_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC10_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC10_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC10_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC10_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC10_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC10_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC10_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC10_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC10_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC10_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC10_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC10_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC10_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC10_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC10_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC10_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC10_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC10_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC10_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC10_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC10_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC11 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC11_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC11_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC11_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC11_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC11_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC11_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC11_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC11_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC11_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC11_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC11_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC11_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC11_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC11_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC11_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC11_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC11_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC11_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC11_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC11_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC11_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC11_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC11_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC11_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC11_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC11_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC11_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC12 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC12_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC12_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC12_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC12_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC12_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC12_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC12_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC12_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC12_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC12_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC12_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC12_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC12_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC12_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC12_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC12_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC12_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC12_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC12_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC12_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC12_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC12_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC12_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC12_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC12_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC12_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC12_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC13 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC13_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC13_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC13_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC13_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC13_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC13_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC13_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC13_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC13_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC13_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC13_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC13_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC13_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC13_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC13_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC13_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC13_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC13_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC13_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC13_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC13_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC13_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC13_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC13_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC13_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC13_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC13_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC14 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC14_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC14_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC14_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC14_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC14_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC14_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC14_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC14_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC14_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC14_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC14_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC14_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC14_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC14_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC14_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC14_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC14_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC14_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC14_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC14_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC14_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC14_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC14_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC14_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC14_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC14_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC14_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC15 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC15_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC15_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC15_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC15_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC15_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC15_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC15_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC15_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC15_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC15_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC15_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC15_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC15_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC15_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC15_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC15_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC15_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC15_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC15_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC15_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC15_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC15_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC15_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC15_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC15_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC15_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC15_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC16 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC16_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC16_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC16_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC16_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC16_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC16_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC16_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC16_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC16_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC16_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC16_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC16_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC16_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC16_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC16_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC16_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC16_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC16_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC16_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC16_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC16_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC16_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC16_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC16_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC16_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC16_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC16_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC17 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC17_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC17_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC17_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC17_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC17_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC17_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC17_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC17_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC17_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC17_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC17_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC17_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC17_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC17_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC17_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC17_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC17_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC17_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC17_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC17_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC17_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC17_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC17_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC17_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC17_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC17_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC17_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC18 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC18_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC18_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC18_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC18_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC18_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC18_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC18_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC18_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC18_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC18_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC18_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC18_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC1_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC1_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC1_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC1_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC1_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC1_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC1_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC1_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC1_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC1_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC1_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC1_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC1_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC1_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC1_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC1_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC1_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC1_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC1_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC1_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC1_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC1_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC1_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC1_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC1_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC1_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC1_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC1_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC1_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC1_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC1_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC1_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC1_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC1_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC1_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC1_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC1_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC1_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC1_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC1_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC1_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC1_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC1_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC1_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC1_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC1_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC1_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC1_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC1_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC1_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC1_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC1_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC1_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC1_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC1_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC1_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC1_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC1_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC1_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC1_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC1_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC1_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC1_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC1_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC1_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC1_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC1_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC1_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC1_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC1_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC1_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC1_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC1_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC1_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC1_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC1_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC1_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC1_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC1_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC1_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC1_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC1_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC1_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC1_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC1_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC1_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC1_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC1_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC1_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC1_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC1_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC1_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC1_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC1_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC1_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC1_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC1_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC1_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC1_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC1_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC1_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC1_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC1_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC1_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC1_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC1_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC1_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC1_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC1_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC1_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC1_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC1_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC1_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC1_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC1_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC1_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC1_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC1_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC1_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC1_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC1_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC1_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC1_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC1_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC1_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC1_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC1_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC1_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC1_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC1_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC1_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC1_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC1_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC1_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC1_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC1_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC1_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC1_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC1_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC1_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC1_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC1_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC1_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC1_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC1_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC1_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC1_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC1_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC1_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC1_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC1_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC1_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC1_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC1_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC1_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC1_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC1_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC1_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC1_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC1_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC1_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC1_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC1_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC1_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC1_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC1_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC1_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC1_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC1_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC1_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC1_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC1_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC1_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC1_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC1_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC1_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC1_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC1_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC1_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC1_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC1_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC1_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC1_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC1_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC1_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC1_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC1_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC1_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC1_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC1_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC1_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC1_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC1_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC1_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC1_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC1_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC1_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC1_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC1_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC1_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC1_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC1_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC1_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC1_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC1_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC1_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC1_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC1_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC1_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC1_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC1_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC1_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC1_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC1_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC1_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC1_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC1_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC1_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC1_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC1_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC1_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC1_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC1_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC1_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC1_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC1_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC1_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC1_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC1_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC1_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC1_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC1_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC1_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC1_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC1_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC1_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC1_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC1_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC1_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC1_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC1_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC1_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC1_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC1_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC1_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC1_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC1_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC1_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC1_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC1_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC1_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC1_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC1_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC1_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC1_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC1_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC1_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC1_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC1_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC1_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC1_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC1_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC1_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC1_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC1_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC1_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC1_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC1_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC1_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC1_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC1_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC1_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC1_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC1_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC1_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC1_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC1_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC1_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC1_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC1_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC1_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC1_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC1_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC1_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC1_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC1_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC1_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC1_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC1_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC1_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC1_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC1_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC1_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC1_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC1_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC1_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC1_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC1_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC1_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC1_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC1_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC1_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC1_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC1_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC1_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC1_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC1_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC1_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC1_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC1_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC1_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC1_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC1_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC1_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC1_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC1_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC1_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC1_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC1_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC1_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC1_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC1_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC1_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC1_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC1_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC1_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC1_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC1_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC1_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC1_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC1_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC1_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC1_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC1_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC1_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC1_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC1_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC1_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC1_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC1_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC1_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC1_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC1_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC1_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC1_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC1_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC1_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC1_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC1_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC1_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC1_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC1_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC1_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC1_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC1_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC1_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC1_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC1_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC1_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC1_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC1_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC1_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC1_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC1_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC1_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC1_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC1_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC1_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC1_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC1_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC1_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC1_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC1_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC1_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC1_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC1_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC1_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC1_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC1_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC1_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC1_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC1_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC1_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC1_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC1_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC1_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC1_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC1_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC1_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC1_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC1_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC1_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC1_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC1_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC1_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC1_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC1_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC1_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC1_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC1_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC1_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC1_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC1_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC1_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC1_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC1_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC1_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC1_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC1_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC1_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC1_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC1_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC1_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC1_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC1_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC1_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC1_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC1_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC1_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC1_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC1_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC1_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC1_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC1_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC1_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC1_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC1_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC1_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC1_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC1_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC1_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC1_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC1_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC1_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC1_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC1_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC1_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC1_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC1_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC1_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC1_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC1_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC1_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC1_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC1_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC1_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC1_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC1_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC1_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC1_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC1_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC1_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC1_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC1_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC1_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC1_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC1_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC1_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC1_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC1_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC1_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC1_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC1_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC1_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC1_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC1_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC1_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC1_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC1_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC1_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC1_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC1_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC1_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC1_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC1_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC1_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC1_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC1_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC1_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC1_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC1_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC1_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC1_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC1_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC1_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC1_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC1_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC1_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC1_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC1_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC1_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC1_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC1_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC1_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC1_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC1_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC1_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC1_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC1_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC1_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC1_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC1_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC1_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC1_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC1_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC1_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC1_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC1_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC1_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC1_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC1_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC1_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC1_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC1_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC1_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC1_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC1_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC1_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC1_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC1_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC1_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC1_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC1_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC1_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC1_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC1_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC1_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC1_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC1_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC1_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC1_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC1_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC1_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC1_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC1_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC1_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC1_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC1_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC1_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC1_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC1_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC1_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC1_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC1_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC1_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC1_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC1_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC1_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC1_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC1_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC1_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC1_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC1_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC1_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC1_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC1_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC1_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC1_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC1_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC1_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC1_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC1_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC1_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC1_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC1_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC1_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC1_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC1_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC1_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC1_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC1_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC1_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC1_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC1_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC1_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC1_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC1_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC1_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC1_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC1_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC1_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC1_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC1_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC1_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC1_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC1_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC1_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC1_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC1_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC1_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC1_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC1_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC1_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC1_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC1_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC1_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC1_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC1_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC1_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC1_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC1_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC1_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC1_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC1_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC1_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC1_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC1_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC1_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC1_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC1_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC1_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC1_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC1_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC1_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC1_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC1_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC1_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC1_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC1_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC1_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC1_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC1_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC1_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC1_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC1_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC1_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC1_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC1_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC1_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC1_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC1_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC1_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC1_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC1_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC1_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC1_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC1_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC1_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC1_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC1_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC1_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC1_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC1_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC1_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC1_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC1_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC1_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC1_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC1_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC1_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC1_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC1_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC1_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC1_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC1_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC1_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC1_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC1_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC1_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC1_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC1_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC1_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC1_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC1_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC1_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC1_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC1_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC1_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC1_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC1_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC1_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC1_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC1_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC1_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC1_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC1_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC1_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC1_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC1_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC1_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC1_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC1_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC1_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC1_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC1_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC1_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC1_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC1_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC1_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC1_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC1_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC1_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC1_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC1_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC1_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC1_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC1_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC1_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC1_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC1_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC1_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC1_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC1_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC1_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC1_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC1_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC1_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC1_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC1_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC1_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC1_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC1_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC1_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC1_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC1_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC1_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC1_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC1_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC1_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC1_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC1_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC1_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC1_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC1_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC1_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC1_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC1_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC1_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC1_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC1_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC1_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC1_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC1_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC1_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC1_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC1_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC1_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC1_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC1_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC1_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC1_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC1_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC1_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC1_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC1_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC1_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC1_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC1_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC1_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC1_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC1_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC1_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC1_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC1_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC1_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC1_51_RKNEN49_MASK)
/*! @} */

/*! @name FHCFG2 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG2_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG2_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG2_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG2_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG2_FHIDEN_SHIFT)) & C_VFCCU_FHCFG2_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS2 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS2_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS2_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS2_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS2_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS2_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS2_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS2_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS2_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS2_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS2_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS2_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS2_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC20 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC20_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC20_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC20_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN0_SHIFT)) & C_VFCCU_FHFLTENC20_EN0_MASK)

#define C_VFCCU_FHFLTENC20_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC20_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC20_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN1_SHIFT)) & C_VFCCU_FHFLTENC20_EN1_MASK)

#define C_VFCCU_FHFLTENC20_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC20_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC20_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN2_SHIFT)) & C_VFCCU_FHFLTENC20_EN2_MASK)

#define C_VFCCU_FHFLTENC20_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC20_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC20_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN3_SHIFT)) & C_VFCCU_FHFLTENC20_EN3_MASK)

#define C_VFCCU_FHFLTENC20_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC20_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC20_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN4_SHIFT)) & C_VFCCU_FHFLTENC20_EN4_MASK)

#define C_VFCCU_FHFLTENC20_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC20_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC20_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN5_SHIFT)) & C_VFCCU_FHFLTENC20_EN5_MASK)

#define C_VFCCU_FHFLTENC20_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC20_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC20_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN6_SHIFT)) & C_VFCCU_FHFLTENC20_EN6_MASK)

#define C_VFCCU_FHFLTENC20_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC20_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC20_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN7_SHIFT)) & C_VFCCU_FHFLTENC20_EN7_MASK)

#define C_VFCCU_FHFLTENC20_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC20_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC20_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN8_SHIFT)) & C_VFCCU_FHFLTENC20_EN8_MASK)

#define C_VFCCU_FHFLTENC20_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC20_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC20_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC20_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN9_SHIFT)) & C_VFCCU_FHFLTENC20_EN9_MASK)

#define C_VFCCU_FHFLTENC20_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC20_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC20_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN10_SHIFT)) & C_VFCCU_FHFLTENC20_EN10_MASK)

#define C_VFCCU_FHFLTENC20_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC20_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC20_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN11_SHIFT)) & C_VFCCU_FHFLTENC20_EN11_MASK)

#define C_VFCCU_FHFLTENC20_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC20_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC20_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN12_SHIFT)) & C_VFCCU_FHFLTENC20_EN12_MASK)

#define C_VFCCU_FHFLTENC20_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC20_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC20_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN13_SHIFT)) & C_VFCCU_FHFLTENC20_EN13_MASK)

#define C_VFCCU_FHFLTENC20_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC20_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC20_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN14_SHIFT)) & C_VFCCU_FHFLTENC20_EN14_MASK)

#define C_VFCCU_FHFLTENC20_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC20_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC20_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN15_SHIFT)) & C_VFCCU_FHFLTENC20_EN15_MASK)

#define C_VFCCU_FHFLTENC20_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC20_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC20_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN16_SHIFT)) & C_VFCCU_FHFLTENC20_EN16_MASK)

#define C_VFCCU_FHFLTENC20_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC20_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC20_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN17_SHIFT)) & C_VFCCU_FHFLTENC20_EN17_MASK)

#define C_VFCCU_FHFLTENC20_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC20_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC20_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN18_SHIFT)) & C_VFCCU_FHFLTENC20_EN18_MASK)

#define C_VFCCU_FHFLTENC20_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC20_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC20_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN19_SHIFT)) & C_VFCCU_FHFLTENC20_EN19_MASK)

#define C_VFCCU_FHFLTENC20_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC20_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC20_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN20_SHIFT)) & C_VFCCU_FHFLTENC20_EN20_MASK)

#define C_VFCCU_FHFLTENC20_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC20_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC20_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN21_SHIFT)) & C_VFCCU_FHFLTENC20_EN21_MASK)

#define C_VFCCU_FHFLTENC20_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC20_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC20_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN22_SHIFT)) & C_VFCCU_FHFLTENC20_EN22_MASK)

#define C_VFCCU_FHFLTENC20_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC20_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC20_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN23_SHIFT)) & C_VFCCU_FHFLTENC20_EN23_MASK)

#define C_VFCCU_FHFLTENC20_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC20_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC20_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN24_SHIFT)) & C_VFCCU_FHFLTENC20_EN24_MASK)

#define C_VFCCU_FHFLTENC20_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC20_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC20_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN25_SHIFT)) & C_VFCCU_FHFLTENC20_EN25_MASK)

#define C_VFCCU_FHFLTENC20_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC20_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC20_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN26_SHIFT)) & C_VFCCU_FHFLTENC20_EN26_MASK)

#define C_VFCCU_FHFLTENC20_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC20_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC20_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN27_SHIFT)) & C_VFCCU_FHFLTENC20_EN27_MASK)

#define C_VFCCU_FHFLTENC20_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC20_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC20_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN28_SHIFT)) & C_VFCCU_FHFLTENC20_EN28_MASK)

#define C_VFCCU_FHFLTENC20_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC20_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC20_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN29_SHIFT)) & C_VFCCU_FHFLTENC20_EN29_MASK)

#define C_VFCCU_FHFLTENC20_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC20_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC20_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN30_SHIFT)) & C_VFCCU_FHFLTENC20_EN30_MASK)

#define C_VFCCU_FHFLTENC20_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC20_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC20_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC20_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC20_EN31_SHIFT)) & C_VFCCU_FHFLTENC20_EN31_MASK)
/*! @} */

/*! @name FHFLTENC21 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC21_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC21_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC21_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN32_SHIFT)) & C_VFCCU_FHFLTENC21_EN32_MASK)

#define C_VFCCU_FHFLTENC21_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC21_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC21_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN33_SHIFT)) & C_VFCCU_FHFLTENC21_EN33_MASK)

#define C_VFCCU_FHFLTENC21_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC21_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC21_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN34_SHIFT)) & C_VFCCU_FHFLTENC21_EN34_MASK)

#define C_VFCCU_FHFLTENC21_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC21_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC21_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN35_SHIFT)) & C_VFCCU_FHFLTENC21_EN35_MASK)

#define C_VFCCU_FHFLTENC21_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC21_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC21_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN36_SHIFT)) & C_VFCCU_FHFLTENC21_EN36_MASK)

#define C_VFCCU_FHFLTENC21_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC21_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC21_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN37_SHIFT)) & C_VFCCU_FHFLTENC21_EN37_MASK)

#define C_VFCCU_FHFLTENC21_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC21_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC21_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN38_SHIFT)) & C_VFCCU_FHFLTENC21_EN38_MASK)

#define C_VFCCU_FHFLTENC21_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC21_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC21_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN39_SHIFT)) & C_VFCCU_FHFLTENC21_EN39_MASK)

#define C_VFCCU_FHFLTENC21_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC21_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC21_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN40_SHIFT)) & C_VFCCU_FHFLTENC21_EN40_MASK)

#define C_VFCCU_FHFLTENC21_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC21_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC21_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN41_SHIFT)) & C_VFCCU_FHFLTENC21_EN41_MASK)

#define C_VFCCU_FHFLTENC21_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC21_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC21_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN42_SHIFT)) & C_VFCCU_FHFLTENC21_EN42_MASK)

#define C_VFCCU_FHFLTENC21_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC21_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC21_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN43_SHIFT)) & C_VFCCU_FHFLTENC21_EN43_MASK)

#define C_VFCCU_FHFLTENC21_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC21_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC21_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN44_SHIFT)) & C_VFCCU_FHFLTENC21_EN44_MASK)

#define C_VFCCU_FHFLTENC21_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC21_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC21_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN45_SHIFT)) & C_VFCCU_FHFLTENC21_EN45_MASK)

#define C_VFCCU_FHFLTENC21_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC21_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC21_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN46_SHIFT)) & C_VFCCU_FHFLTENC21_EN46_MASK)

#define C_VFCCU_FHFLTENC21_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC21_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC21_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN47_SHIFT)) & C_VFCCU_FHFLTENC21_EN47_MASK)

#define C_VFCCU_FHFLTENC21_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC21_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC21_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN48_SHIFT)) & C_VFCCU_FHFLTENC21_EN48_MASK)

#define C_VFCCU_FHFLTENC21_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC21_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC21_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN49_SHIFT)) & C_VFCCU_FHFLTENC21_EN49_MASK)

#define C_VFCCU_FHFLTENC21_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC21_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC21_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN50_SHIFT)) & C_VFCCU_FHFLTENC21_EN50_MASK)

#define C_VFCCU_FHFLTENC21_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC21_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC21_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN51_SHIFT)) & C_VFCCU_FHFLTENC21_EN51_MASK)

#define C_VFCCU_FHFLTENC21_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC21_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC21_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN52_SHIFT)) & C_VFCCU_FHFLTENC21_EN52_MASK)

#define C_VFCCU_FHFLTENC21_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC21_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC21_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN53_SHIFT)) & C_VFCCU_FHFLTENC21_EN53_MASK)

#define C_VFCCU_FHFLTENC21_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC21_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC21_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN54_SHIFT)) & C_VFCCU_FHFLTENC21_EN54_MASK)

#define C_VFCCU_FHFLTENC21_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC21_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC21_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN55_SHIFT)) & C_VFCCU_FHFLTENC21_EN55_MASK)

#define C_VFCCU_FHFLTENC21_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC21_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC21_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN56_SHIFT)) & C_VFCCU_FHFLTENC21_EN56_MASK)

#define C_VFCCU_FHFLTENC21_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC21_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC21_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN57_SHIFT)) & C_VFCCU_FHFLTENC21_EN57_MASK)

#define C_VFCCU_FHFLTENC21_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC21_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC21_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN58_SHIFT)) & C_VFCCU_FHFLTENC21_EN58_MASK)

#define C_VFCCU_FHFLTENC21_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC21_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC21_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN59_SHIFT)) & C_VFCCU_FHFLTENC21_EN59_MASK)

#define C_VFCCU_FHFLTENC21_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC21_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC21_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN60_SHIFT)) & C_VFCCU_FHFLTENC21_EN60_MASK)

#define C_VFCCU_FHFLTENC21_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC21_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC21_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN61_SHIFT)) & C_VFCCU_FHFLTENC21_EN61_MASK)

#define C_VFCCU_FHFLTENC21_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC21_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC21_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN62_SHIFT)) & C_VFCCU_FHFLTENC21_EN62_MASK)

#define C_VFCCU_FHFLTENC21_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC21_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC21_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC21_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC21_EN63_SHIFT)) & C_VFCCU_FHFLTENC21_EN63_MASK)
/*! @} */

/*! @name FHFLTENC22 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC22_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC22_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC22_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC22_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC22_EN64_SHIFT)) & C_VFCCU_FHFLTENC22_EN64_MASK)

#define C_VFCCU_FHFLTENC22_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC22_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC22_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC22_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC22_EN65_SHIFT)) & C_VFCCU_FHFLTENC22_EN65_MASK)
/*! @} */

/*! @name FHFLTS20 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS20_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS20_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS20_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT0_SHIFT)) & C_VFCCU_FHFLTS20_STAT0_MASK)

#define C_VFCCU_FHFLTS20_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS20_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS20_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT1_SHIFT)) & C_VFCCU_FHFLTS20_STAT1_MASK)

#define C_VFCCU_FHFLTS20_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS20_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS20_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT2_SHIFT)) & C_VFCCU_FHFLTS20_STAT2_MASK)

#define C_VFCCU_FHFLTS20_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS20_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS20_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT3_SHIFT)) & C_VFCCU_FHFLTS20_STAT3_MASK)

#define C_VFCCU_FHFLTS20_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS20_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS20_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT4_SHIFT)) & C_VFCCU_FHFLTS20_STAT4_MASK)

#define C_VFCCU_FHFLTS20_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS20_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS20_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT5_SHIFT)) & C_VFCCU_FHFLTS20_STAT5_MASK)

#define C_VFCCU_FHFLTS20_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS20_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS20_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT6_SHIFT)) & C_VFCCU_FHFLTS20_STAT6_MASK)

#define C_VFCCU_FHFLTS20_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS20_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS20_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT7_SHIFT)) & C_VFCCU_FHFLTS20_STAT7_MASK)

#define C_VFCCU_FHFLTS20_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS20_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS20_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT8_SHIFT)) & C_VFCCU_FHFLTS20_STAT8_MASK)

#define C_VFCCU_FHFLTS20_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS20_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS20_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS20_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT9_SHIFT)) & C_VFCCU_FHFLTS20_STAT9_MASK)

#define C_VFCCU_FHFLTS20_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS20_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS20_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT10_SHIFT)) & C_VFCCU_FHFLTS20_STAT10_MASK)

#define C_VFCCU_FHFLTS20_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS20_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS20_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT11_SHIFT)) & C_VFCCU_FHFLTS20_STAT11_MASK)

#define C_VFCCU_FHFLTS20_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS20_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS20_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT12_SHIFT)) & C_VFCCU_FHFLTS20_STAT12_MASK)

#define C_VFCCU_FHFLTS20_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS20_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS20_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT13_SHIFT)) & C_VFCCU_FHFLTS20_STAT13_MASK)

#define C_VFCCU_FHFLTS20_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS20_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS20_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT14_SHIFT)) & C_VFCCU_FHFLTS20_STAT14_MASK)

#define C_VFCCU_FHFLTS20_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS20_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS20_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT15_SHIFT)) & C_VFCCU_FHFLTS20_STAT15_MASK)

#define C_VFCCU_FHFLTS20_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS20_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS20_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT16_SHIFT)) & C_VFCCU_FHFLTS20_STAT16_MASK)

#define C_VFCCU_FHFLTS20_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS20_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS20_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT17_SHIFT)) & C_VFCCU_FHFLTS20_STAT17_MASK)

#define C_VFCCU_FHFLTS20_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS20_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS20_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT18_SHIFT)) & C_VFCCU_FHFLTS20_STAT18_MASK)

#define C_VFCCU_FHFLTS20_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS20_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS20_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT19_SHIFT)) & C_VFCCU_FHFLTS20_STAT19_MASK)

#define C_VFCCU_FHFLTS20_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS20_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS20_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT20_SHIFT)) & C_VFCCU_FHFLTS20_STAT20_MASK)

#define C_VFCCU_FHFLTS20_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS20_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS20_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT21_SHIFT)) & C_VFCCU_FHFLTS20_STAT21_MASK)

#define C_VFCCU_FHFLTS20_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS20_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS20_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT22_SHIFT)) & C_VFCCU_FHFLTS20_STAT22_MASK)

#define C_VFCCU_FHFLTS20_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS20_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS20_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT23_SHIFT)) & C_VFCCU_FHFLTS20_STAT23_MASK)

#define C_VFCCU_FHFLTS20_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS20_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS20_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT24_SHIFT)) & C_VFCCU_FHFLTS20_STAT24_MASK)

#define C_VFCCU_FHFLTS20_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS20_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS20_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT25_SHIFT)) & C_VFCCU_FHFLTS20_STAT25_MASK)

#define C_VFCCU_FHFLTS20_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS20_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS20_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT26_SHIFT)) & C_VFCCU_FHFLTS20_STAT26_MASK)

#define C_VFCCU_FHFLTS20_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS20_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS20_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT27_SHIFT)) & C_VFCCU_FHFLTS20_STAT27_MASK)

#define C_VFCCU_FHFLTS20_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS20_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS20_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT28_SHIFT)) & C_VFCCU_FHFLTS20_STAT28_MASK)

#define C_VFCCU_FHFLTS20_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS20_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS20_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT29_SHIFT)) & C_VFCCU_FHFLTS20_STAT29_MASK)

#define C_VFCCU_FHFLTS20_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS20_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS20_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT30_SHIFT)) & C_VFCCU_FHFLTS20_STAT30_MASK)

#define C_VFCCU_FHFLTS20_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS20_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS20_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS20_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS20_STAT31_SHIFT)) & C_VFCCU_FHFLTS20_STAT31_MASK)
/*! @} */

/*! @name FHFLTS21 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS21_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS21_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS21_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT32_SHIFT)) & C_VFCCU_FHFLTS21_STAT32_MASK)

#define C_VFCCU_FHFLTS21_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS21_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS21_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT33_SHIFT)) & C_VFCCU_FHFLTS21_STAT33_MASK)

#define C_VFCCU_FHFLTS21_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS21_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS21_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT34_SHIFT)) & C_VFCCU_FHFLTS21_STAT34_MASK)

#define C_VFCCU_FHFLTS21_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS21_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS21_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT35_SHIFT)) & C_VFCCU_FHFLTS21_STAT35_MASK)

#define C_VFCCU_FHFLTS21_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS21_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS21_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT36_SHIFT)) & C_VFCCU_FHFLTS21_STAT36_MASK)

#define C_VFCCU_FHFLTS21_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS21_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS21_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT37_SHIFT)) & C_VFCCU_FHFLTS21_STAT37_MASK)

#define C_VFCCU_FHFLTS21_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS21_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS21_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT38_SHIFT)) & C_VFCCU_FHFLTS21_STAT38_MASK)

#define C_VFCCU_FHFLTS21_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS21_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS21_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT39_SHIFT)) & C_VFCCU_FHFLTS21_STAT39_MASK)

#define C_VFCCU_FHFLTS21_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS21_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS21_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT40_SHIFT)) & C_VFCCU_FHFLTS21_STAT40_MASK)

#define C_VFCCU_FHFLTS21_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS21_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS21_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT41_SHIFT)) & C_VFCCU_FHFLTS21_STAT41_MASK)

#define C_VFCCU_FHFLTS21_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS21_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS21_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT42_SHIFT)) & C_VFCCU_FHFLTS21_STAT42_MASK)

#define C_VFCCU_FHFLTS21_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS21_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS21_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT43_SHIFT)) & C_VFCCU_FHFLTS21_STAT43_MASK)

#define C_VFCCU_FHFLTS21_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS21_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS21_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT44_SHIFT)) & C_VFCCU_FHFLTS21_STAT44_MASK)

#define C_VFCCU_FHFLTS21_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS21_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS21_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT45_SHIFT)) & C_VFCCU_FHFLTS21_STAT45_MASK)

#define C_VFCCU_FHFLTS21_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS21_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS21_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT46_SHIFT)) & C_VFCCU_FHFLTS21_STAT46_MASK)

#define C_VFCCU_FHFLTS21_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS21_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS21_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT47_SHIFT)) & C_VFCCU_FHFLTS21_STAT47_MASK)

#define C_VFCCU_FHFLTS21_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS21_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS21_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT48_SHIFT)) & C_VFCCU_FHFLTS21_STAT48_MASK)

#define C_VFCCU_FHFLTS21_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS21_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS21_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT49_SHIFT)) & C_VFCCU_FHFLTS21_STAT49_MASK)

#define C_VFCCU_FHFLTS21_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS21_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS21_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT50_SHIFT)) & C_VFCCU_FHFLTS21_STAT50_MASK)

#define C_VFCCU_FHFLTS21_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS21_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS21_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT51_SHIFT)) & C_VFCCU_FHFLTS21_STAT51_MASK)

#define C_VFCCU_FHFLTS21_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS21_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS21_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT52_SHIFT)) & C_VFCCU_FHFLTS21_STAT52_MASK)

#define C_VFCCU_FHFLTS21_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS21_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS21_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT53_SHIFT)) & C_VFCCU_FHFLTS21_STAT53_MASK)

#define C_VFCCU_FHFLTS21_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS21_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS21_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT54_SHIFT)) & C_VFCCU_FHFLTS21_STAT54_MASK)

#define C_VFCCU_FHFLTS21_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS21_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS21_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT55_SHIFT)) & C_VFCCU_FHFLTS21_STAT55_MASK)

#define C_VFCCU_FHFLTS21_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS21_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS21_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT56_SHIFT)) & C_VFCCU_FHFLTS21_STAT56_MASK)

#define C_VFCCU_FHFLTS21_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS21_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS21_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT57_SHIFT)) & C_VFCCU_FHFLTS21_STAT57_MASK)

#define C_VFCCU_FHFLTS21_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS21_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS21_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT58_SHIFT)) & C_VFCCU_FHFLTS21_STAT58_MASK)

#define C_VFCCU_FHFLTS21_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS21_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS21_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT59_SHIFT)) & C_VFCCU_FHFLTS21_STAT59_MASK)

#define C_VFCCU_FHFLTS21_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS21_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS21_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT60_SHIFT)) & C_VFCCU_FHFLTS21_STAT60_MASK)

#define C_VFCCU_FHFLTS21_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS21_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS21_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT61_SHIFT)) & C_VFCCU_FHFLTS21_STAT61_MASK)

#define C_VFCCU_FHFLTS21_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS21_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS21_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT62_SHIFT)) & C_VFCCU_FHFLTS21_STAT62_MASK)

#define C_VFCCU_FHFLTS21_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS21_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS21_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS21_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS21_STAT63_SHIFT)) & C_VFCCU_FHFLTS21_STAT63_MASK)
/*! @} */

/*! @name FHFLTS22 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS22_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS22_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS22_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS22_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS22_STAT64_SHIFT)) & C_VFCCU_FHFLTS22_STAT64_MASK)

#define C_VFCCU_FHFLTS22_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS22_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS22_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS22_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS22_STAT65_SHIFT)) & C_VFCCU_FHFLTS22_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC20 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC20_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC20_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC20_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC20_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC20_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC20_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC20_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC20_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC20_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC20_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC20_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC20_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC20_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC20_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC20_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC20_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC20_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC20_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC20_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC20_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC20_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC20_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC20_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC20_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC20_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC20_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC20_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC21 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC21_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC21_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC21_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC21_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC21_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC21_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC21_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC21_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC21_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC21_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC21_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC21_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC21_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC21_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC21_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC21_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC21_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC21_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC21_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC21_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC21_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC21_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC21_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC21_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC21_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC21_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC21_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC22 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC22_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC22_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC22_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC22_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC22_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC22_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC22_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC22_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC22_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC22_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC22_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC22_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC22_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC22_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC22_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC22_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC22_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC22_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC22_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC22_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC22_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC22_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC22_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC22_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC22_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC22_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC22_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC23 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC23_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC23_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC23_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC23_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC23_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC23_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC23_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC23_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC23_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC23_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC23_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC23_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC23_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC23_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC23_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC23_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC23_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC23_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC23_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC23_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC23_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC23_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC23_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC23_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC23_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC23_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC23_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC24 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC24_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC24_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC24_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC24_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC24_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC24_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC24_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC24_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC24_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC24_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC24_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC24_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC24_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC24_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC24_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC24_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC24_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC24_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC24_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC24_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC24_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC24_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC24_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC24_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC24_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC24_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC24_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC25 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC25_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC25_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC25_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC25_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC25_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC25_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC25_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC25_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC25_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC25_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC25_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC25_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC25_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC25_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC25_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC25_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC25_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC25_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC25_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC25_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC25_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC25_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC25_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC25_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC25_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC25_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC25_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC26 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC26_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC26_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC26_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC26_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC26_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC26_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC26_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC26_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC26_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC26_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC26_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC26_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC26_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC26_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC26_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC26_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC26_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC26_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC26_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC26_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC26_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC26_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC26_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC26_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC26_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC26_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC26_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC27 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC27_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC27_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC27_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC27_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC27_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC27_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC27_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC27_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC27_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC27_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC27_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC27_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC27_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC27_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC27_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC27_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC27_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC27_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC27_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC27_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC27_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC27_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC27_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC27_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC27_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC27_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC27_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC28 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC28_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC28_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC28_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC28_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC28_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC28_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC28_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC28_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC28_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC28_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC28_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC28_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC2_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC2_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC2_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC2_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC2_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC2_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC2_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC2_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC2_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC2_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC2_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC2_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC2_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC2_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC2_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC2_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC2_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC2_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC2_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC2_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC2_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC2_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC2_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC2_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC2_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC2_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC2_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC2_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC2_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC2_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC2_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC2_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC2_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC2_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC2_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC2_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC2_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC2_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC2_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC2_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC2_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC2_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC2_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC2_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC2_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC2_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC2_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC2_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC2_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC2_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC2_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC2_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC2_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC2_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC2_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC2_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC2_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC2_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC2_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC2_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC2_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC2_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC2_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC2_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC2_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC2_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC2_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC2_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC2_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC2_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC2_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC2_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC2_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC2_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC2_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC2_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC2_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC2_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC2_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC2_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC2_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC2_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC2_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC2_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC2_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC2_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC2_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC2_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC2_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC2_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC2_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC2_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC2_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC2_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC2_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC2_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC2_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC2_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC2_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC2_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC2_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC2_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC2_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC2_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC2_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC2_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC2_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC2_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC2_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC2_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC2_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC2_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC2_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC2_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC2_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC2_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC2_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC2_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC2_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC2_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC2_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC2_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC2_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC2_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC2_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC2_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC2_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC2_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC2_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC2_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC2_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC2_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC2_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC2_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC2_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC2_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC2_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC2_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC2_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC2_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC2_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC2_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC2_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC2_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC2_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC2_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC2_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC2_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC2_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC2_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC2_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC2_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC2_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC2_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC2_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC2_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC2_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC2_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC2_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC2_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC2_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC2_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC2_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC2_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC2_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC2_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC2_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC2_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC2_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC2_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC2_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC2_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC2_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC2_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC2_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC2_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC2_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC2_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC2_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC2_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC2_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC2_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC2_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC2_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC2_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC2_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC2_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC2_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC2_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC2_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC2_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC2_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC2_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC2_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC2_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC2_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC2_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC2_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC2_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC2_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC2_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC2_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC2_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC2_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC2_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC2_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC2_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC2_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC2_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC2_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC2_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC2_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC2_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC2_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC2_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC2_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC2_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC2_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC2_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC2_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC2_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC2_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC2_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC2_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC2_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC2_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC2_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC2_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC2_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC2_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC2_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC2_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC2_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC2_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC2_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC2_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC2_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC2_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC2_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC2_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC2_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC2_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC2_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC2_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC2_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC2_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC2_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC2_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC2_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC2_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC2_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC2_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC2_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC2_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC2_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC2_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC2_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC2_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC2_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC2_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC2_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC2_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC2_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC2_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC2_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC2_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC2_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC2_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC2_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC2_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC2_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC2_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC2_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC2_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC2_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC2_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC2_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC2_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC2_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC2_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC2_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC2_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC2_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC2_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC2_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC2_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC2_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC2_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC2_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC2_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC2_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC2_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC2_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC2_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC2_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC2_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC2_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC2_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC2_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC2_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC2_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC2_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC2_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC2_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC2_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC2_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC2_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC2_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC2_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC2_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC2_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC2_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC2_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC2_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC2_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC2_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC2_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC2_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC2_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC2_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC2_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC2_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC2_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC2_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC2_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC2_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC2_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC2_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC2_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC2_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC2_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC2_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC2_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC2_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC2_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC2_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC2_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC2_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC2_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC2_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC2_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC2_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC2_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC2_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC2_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC2_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC2_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC2_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC2_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC2_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC2_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC2_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC2_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC2_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC2_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC2_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC2_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC2_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC2_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC2_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC2_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC2_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC2_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC2_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC2_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC2_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC2_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC2_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC2_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC2_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC2_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC2_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC2_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC2_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC2_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC2_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC2_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC2_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC2_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC2_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC2_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC2_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC2_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC2_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC2_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC2_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC2_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC2_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC2_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC2_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC2_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC2_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC2_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC2_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC2_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC2_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC2_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC2_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC2_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC2_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC2_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC2_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC2_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC2_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC2_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC2_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC2_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC2_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC2_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC2_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC2_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC2_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC2_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC2_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC2_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC2_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC2_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC2_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC2_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC2_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC2_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC2_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC2_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC2_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC2_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC2_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC2_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC2_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC2_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC2_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC2_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC2_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC2_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC2_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC2_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC2_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC2_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC2_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC2_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC2_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC2_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC2_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC2_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC2_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC2_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC2_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC2_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC2_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC2_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC2_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC2_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC2_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC2_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC2_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC2_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC2_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC2_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC2_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC2_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC2_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC2_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC2_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC2_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC2_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC2_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC2_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC2_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC2_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC2_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC2_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC2_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC2_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC2_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC2_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC2_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC2_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC2_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC2_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC2_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC2_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC2_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC2_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC2_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC2_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC2_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC2_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC2_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC2_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC2_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC2_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC2_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC2_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC2_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC2_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC2_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC2_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC2_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC2_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC2_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC2_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC2_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC2_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC2_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC2_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC2_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC2_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC2_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC2_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC2_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC2_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC2_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC2_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC2_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC2_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC2_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC2_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC2_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC2_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC2_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC2_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC2_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC2_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC2_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC2_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC2_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC2_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC2_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC2_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC2_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC2_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC2_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC2_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC2_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC2_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC2_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC2_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC2_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC2_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC2_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC2_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC2_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC2_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC2_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC2_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC2_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC2_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC2_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC2_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC2_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC2_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC2_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC2_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC2_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC2_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC2_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC2_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC2_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC2_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC2_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC2_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC2_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC2_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC2_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC2_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC2_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC2_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC2_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC2_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC2_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC2_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC2_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC2_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC2_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC2_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC2_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC2_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC2_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC2_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC2_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC2_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC2_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC2_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC2_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC2_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC2_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC2_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC2_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC2_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC2_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC2_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC2_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC2_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC2_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC2_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC2_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC2_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC2_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC2_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC2_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC2_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC2_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC2_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC2_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC2_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC2_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC2_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC2_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC2_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC2_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC2_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC2_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC2_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC2_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC2_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC2_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC2_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC2_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC2_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC2_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC2_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC2_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC2_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC2_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC2_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC2_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC2_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC2_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC2_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC2_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC2_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC2_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC2_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC2_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC2_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC2_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC2_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC2_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC2_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC2_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC2_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC2_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC2_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC2_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC2_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC2_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC2_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC2_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC2_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC2_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC2_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC2_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC2_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC2_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC2_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC2_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC2_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC2_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC2_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC2_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC2_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC2_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC2_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC2_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC2_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC2_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC2_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC2_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC2_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC2_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC2_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC2_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC2_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC2_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC2_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC2_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC2_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC2_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC2_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC2_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC2_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC2_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC2_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC2_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC2_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC2_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC2_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC2_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC2_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC2_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC2_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC2_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC2_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC2_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC2_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC2_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC2_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC2_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC2_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC2_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC2_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC2_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC2_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC2_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC2_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC2_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC2_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC2_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC2_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC2_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC2_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC2_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC2_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC2_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC2_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC2_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC2_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC2_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC2_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC2_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC2_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC2_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC2_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC2_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC2_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC2_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC2_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC2_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC2_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC2_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC2_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC2_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC2_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC2_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC2_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC2_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC2_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC2_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC2_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC2_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC2_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC2_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC2_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC2_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC2_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC2_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC2_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC2_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC2_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC2_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC2_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC2_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC2_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC2_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC2_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC2_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC2_51_RKNEN49_MASK)
/*! @} */

/*! @name FHCFG3 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG3_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG3_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG3_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG3_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG3_FHIDEN_SHIFT)) & C_VFCCU_FHCFG3_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS3 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS3_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS3_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS3_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS3_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS3_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS3_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS3_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS3_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS3_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS3_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS3_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS3_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC30 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC30_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC30_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC30_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN0_SHIFT)) & C_VFCCU_FHFLTENC30_EN0_MASK)

#define C_VFCCU_FHFLTENC30_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC30_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC30_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN1_SHIFT)) & C_VFCCU_FHFLTENC30_EN1_MASK)

#define C_VFCCU_FHFLTENC30_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC30_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC30_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN2_SHIFT)) & C_VFCCU_FHFLTENC30_EN2_MASK)

#define C_VFCCU_FHFLTENC30_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC30_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC30_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN3_SHIFT)) & C_VFCCU_FHFLTENC30_EN3_MASK)

#define C_VFCCU_FHFLTENC30_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC30_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC30_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN4_SHIFT)) & C_VFCCU_FHFLTENC30_EN4_MASK)

#define C_VFCCU_FHFLTENC30_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC30_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC30_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN5_SHIFT)) & C_VFCCU_FHFLTENC30_EN5_MASK)

#define C_VFCCU_FHFLTENC30_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC30_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC30_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN6_SHIFT)) & C_VFCCU_FHFLTENC30_EN6_MASK)

#define C_VFCCU_FHFLTENC30_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC30_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC30_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN7_SHIFT)) & C_VFCCU_FHFLTENC30_EN7_MASK)

#define C_VFCCU_FHFLTENC30_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC30_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC30_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN8_SHIFT)) & C_VFCCU_FHFLTENC30_EN8_MASK)

#define C_VFCCU_FHFLTENC30_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC30_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC30_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC30_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN9_SHIFT)) & C_VFCCU_FHFLTENC30_EN9_MASK)

#define C_VFCCU_FHFLTENC30_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC30_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC30_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN10_SHIFT)) & C_VFCCU_FHFLTENC30_EN10_MASK)

#define C_VFCCU_FHFLTENC30_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC30_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC30_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN11_SHIFT)) & C_VFCCU_FHFLTENC30_EN11_MASK)

#define C_VFCCU_FHFLTENC30_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC30_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC30_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN12_SHIFT)) & C_VFCCU_FHFLTENC30_EN12_MASK)

#define C_VFCCU_FHFLTENC30_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC30_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC30_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN13_SHIFT)) & C_VFCCU_FHFLTENC30_EN13_MASK)

#define C_VFCCU_FHFLTENC30_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC30_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC30_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN14_SHIFT)) & C_VFCCU_FHFLTENC30_EN14_MASK)

#define C_VFCCU_FHFLTENC30_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC30_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC30_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN15_SHIFT)) & C_VFCCU_FHFLTENC30_EN15_MASK)

#define C_VFCCU_FHFLTENC30_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC30_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC30_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN16_SHIFT)) & C_VFCCU_FHFLTENC30_EN16_MASK)

#define C_VFCCU_FHFLTENC30_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC30_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC30_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN17_SHIFT)) & C_VFCCU_FHFLTENC30_EN17_MASK)

#define C_VFCCU_FHFLTENC30_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC30_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC30_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN18_SHIFT)) & C_VFCCU_FHFLTENC30_EN18_MASK)

#define C_VFCCU_FHFLTENC30_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC30_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC30_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN19_SHIFT)) & C_VFCCU_FHFLTENC30_EN19_MASK)

#define C_VFCCU_FHFLTENC30_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC30_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC30_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN20_SHIFT)) & C_VFCCU_FHFLTENC30_EN20_MASK)

#define C_VFCCU_FHFLTENC30_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC30_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC30_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN21_SHIFT)) & C_VFCCU_FHFLTENC30_EN21_MASK)

#define C_VFCCU_FHFLTENC30_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC30_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC30_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN22_SHIFT)) & C_VFCCU_FHFLTENC30_EN22_MASK)

#define C_VFCCU_FHFLTENC30_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC30_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC30_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN23_SHIFT)) & C_VFCCU_FHFLTENC30_EN23_MASK)

#define C_VFCCU_FHFLTENC30_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC30_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC30_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN24_SHIFT)) & C_VFCCU_FHFLTENC30_EN24_MASK)

#define C_VFCCU_FHFLTENC30_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC30_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC30_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN25_SHIFT)) & C_VFCCU_FHFLTENC30_EN25_MASK)

#define C_VFCCU_FHFLTENC30_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC30_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC30_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN26_SHIFT)) & C_VFCCU_FHFLTENC30_EN26_MASK)

#define C_VFCCU_FHFLTENC30_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC30_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC30_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN27_SHIFT)) & C_VFCCU_FHFLTENC30_EN27_MASK)

#define C_VFCCU_FHFLTENC30_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC30_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC30_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN28_SHIFT)) & C_VFCCU_FHFLTENC30_EN28_MASK)

#define C_VFCCU_FHFLTENC30_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC30_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC30_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN29_SHIFT)) & C_VFCCU_FHFLTENC30_EN29_MASK)

#define C_VFCCU_FHFLTENC30_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC30_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC30_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN30_SHIFT)) & C_VFCCU_FHFLTENC30_EN30_MASK)

#define C_VFCCU_FHFLTENC30_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC30_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC30_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC30_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC30_EN31_SHIFT)) & C_VFCCU_FHFLTENC30_EN31_MASK)
/*! @} */

/*! @name FHFLTENC31 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC31_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC31_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC31_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN32_SHIFT)) & C_VFCCU_FHFLTENC31_EN32_MASK)

#define C_VFCCU_FHFLTENC31_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC31_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC31_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN33_SHIFT)) & C_VFCCU_FHFLTENC31_EN33_MASK)

#define C_VFCCU_FHFLTENC31_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC31_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC31_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN34_SHIFT)) & C_VFCCU_FHFLTENC31_EN34_MASK)

#define C_VFCCU_FHFLTENC31_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC31_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC31_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN35_SHIFT)) & C_VFCCU_FHFLTENC31_EN35_MASK)

#define C_VFCCU_FHFLTENC31_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC31_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC31_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN36_SHIFT)) & C_VFCCU_FHFLTENC31_EN36_MASK)

#define C_VFCCU_FHFLTENC31_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC31_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC31_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN37_SHIFT)) & C_VFCCU_FHFLTENC31_EN37_MASK)

#define C_VFCCU_FHFLTENC31_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC31_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC31_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN38_SHIFT)) & C_VFCCU_FHFLTENC31_EN38_MASK)

#define C_VFCCU_FHFLTENC31_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC31_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC31_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN39_SHIFT)) & C_VFCCU_FHFLTENC31_EN39_MASK)

#define C_VFCCU_FHFLTENC31_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC31_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC31_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN40_SHIFT)) & C_VFCCU_FHFLTENC31_EN40_MASK)

#define C_VFCCU_FHFLTENC31_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC31_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC31_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN41_SHIFT)) & C_VFCCU_FHFLTENC31_EN41_MASK)

#define C_VFCCU_FHFLTENC31_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC31_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC31_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN42_SHIFT)) & C_VFCCU_FHFLTENC31_EN42_MASK)

#define C_VFCCU_FHFLTENC31_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC31_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC31_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN43_SHIFT)) & C_VFCCU_FHFLTENC31_EN43_MASK)

#define C_VFCCU_FHFLTENC31_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC31_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC31_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN44_SHIFT)) & C_VFCCU_FHFLTENC31_EN44_MASK)

#define C_VFCCU_FHFLTENC31_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC31_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC31_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN45_SHIFT)) & C_VFCCU_FHFLTENC31_EN45_MASK)

#define C_VFCCU_FHFLTENC31_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC31_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC31_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN46_SHIFT)) & C_VFCCU_FHFLTENC31_EN46_MASK)

#define C_VFCCU_FHFLTENC31_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC31_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC31_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN47_SHIFT)) & C_VFCCU_FHFLTENC31_EN47_MASK)

#define C_VFCCU_FHFLTENC31_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC31_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC31_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN48_SHIFT)) & C_VFCCU_FHFLTENC31_EN48_MASK)

#define C_VFCCU_FHFLTENC31_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC31_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC31_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN49_SHIFT)) & C_VFCCU_FHFLTENC31_EN49_MASK)

#define C_VFCCU_FHFLTENC31_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC31_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC31_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN50_SHIFT)) & C_VFCCU_FHFLTENC31_EN50_MASK)

#define C_VFCCU_FHFLTENC31_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC31_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC31_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN51_SHIFT)) & C_VFCCU_FHFLTENC31_EN51_MASK)

#define C_VFCCU_FHFLTENC31_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC31_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC31_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN52_SHIFT)) & C_VFCCU_FHFLTENC31_EN52_MASK)

#define C_VFCCU_FHFLTENC31_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC31_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC31_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN53_SHIFT)) & C_VFCCU_FHFLTENC31_EN53_MASK)

#define C_VFCCU_FHFLTENC31_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC31_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC31_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN54_SHIFT)) & C_VFCCU_FHFLTENC31_EN54_MASK)

#define C_VFCCU_FHFLTENC31_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC31_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC31_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN55_SHIFT)) & C_VFCCU_FHFLTENC31_EN55_MASK)

#define C_VFCCU_FHFLTENC31_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC31_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC31_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN56_SHIFT)) & C_VFCCU_FHFLTENC31_EN56_MASK)

#define C_VFCCU_FHFLTENC31_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC31_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC31_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN57_SHIFT)) & C_VFCCU_FHFLTENC31_EN57_MASK)

#define C_VFCCU_FHFLTENC31_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC31_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC31_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN58_SHIFT)) & C_VFCCU_FHFLTENC31_EN58_MASK)

#define C_VFCCU_FHFLTENC31_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC31_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC31_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN59_SHIFT)) & C_VFCCU_FHFLTENC31_EN59_MASK)

#define C_VFCCU_FHFLTENC31_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC31_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC31_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN60_SHIFT)) & C_VFCCU_FHFLTENC31_EN60_MASK)

#define C_VFCCU_FHFLTENC31_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC31_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC31_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN61_SHIFT)) & C_VFCCU_FHFLTENC31_EN61_MASK)

#define C_VFCCU_FHFLTENC31_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC31_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC31_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN62_SHIFT)) & C_VFCCU_FHFLTENC31_EN62_MASK)

#define C_VFCCU_FHFLTENC31_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC31_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC31_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC31_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC31_EN63_SHIFT)) & C_VFCCU_FHFLTENC31_EN63_MASK)
/*! @} */

/*! @name FHFLTENC32 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC32_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC32_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC32_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC32_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC32_EN64_SHIFT)) & C_VFCCU_FHFLTENC32_EN64_MASK)

#define C_VFCCU_FHFLTENC32_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC32_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC32_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC32_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC32_EN65_SHIFT)) & C_VFCCU_FHFLTENC32_EN65_MASK)
/*! @} */

/*! @name FHFLTS30 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS30_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS30_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS30_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT0_SHIFT)) & C_VFCCU_FHFLTS30_STAT0_MASK)

#define C_VFCCU_FHFLTS30_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS30_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS30_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT1_SHIFT)) & C_VFCCU_FHFLTS30_STAT1_MASK)

#define C_VFCCU_FHFLTS30_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS30_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS30_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT2_SHIFT)) & C_VFCCU_FHFLTS30_STAT2_MASK)

#define C_VFCCU_FHFLTS30_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS30_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS30_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT3_SHIFT)) & C_VFCCU_FHFLTS30_STAT3_MASK)

#define C_VFCCU_FHFLTS30_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS30_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS30_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT4_SHIFT)) & C_VFCCU_FHFLTS30_STAT4_MASK)

#define C_VFCCU_FHFLTS30_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS30_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS30_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT5_SHIFT)) & C_VFCCU_FHFLTS30_STAT5_MASK)

#define C_VFCCU_FHFLTS30_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS30_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS30_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT6_SHIFT)) & C_VFCCU_FHFLTS30_STAT6_MASK)

#define C_VFCCU_FHFLTS30_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS30_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS30_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT7_SHIFT)) & C_VFCCU_FHFLTS30_STAT7_MASK)

#define C_VFCCU_FHFLTS30_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS30_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS30_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT8_SHIFT)) & C_VFCCU_FHFLTS30_STAT8_MASK)

#define C_VFCCU_FHFLTS30_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS30_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS30_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS30_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT9_SHIFT)) & C_VFCCU_FHFLTS30_STAT9_MASK)

#define C_VFCCU_FHFLTS30_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS30_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS30_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT10_SHIFT)) & C_VFCCU_FHFLTS30_STAT10_MASK)

#define C_VFCCU_FHFLTS30_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS30_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS30_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT11_SHIFT)) & C_VFCCU_FHFLTS30_STAT11_MASK)

#define C_VFCCU_FHFLTS30_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS30_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS30_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT12_SHIFT)) & C_VFCCU_FHFLTS30_STAT12_MASK)

#define C_VFCCU_FHFLTS30_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS30_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS30_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT13_SHIFT)) & C_VFCCU_FHFLTS30_STAT13_MASK)

#define C_VFCCU_FHFLTS30_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS30_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS30_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT14_SHIFT)) & C_VFCCU_FHFLTS30_STAT14_MASK)

#define C_VFCCU_FHFLTS30_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS30_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS30_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT15_SHIFT)) & C_VFCCU_FHFLTS30_STAT15_MASK)

#define C_VFCCU_FHFLTS30_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS30_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS30_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT16_SHIFT)) & C_VFCCU_FHFLTS30_STAT16_MASK)

#define C_VFCCU_FHFLTS30_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS30_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS30_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT17_SHIFT)) & C_VFCCU_FHFLTS30_STAT17_MASK)

#define C_VFCCU_FHFLTS30_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS30_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS30_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT18_SHIFT)) & C_VFCCU_FHFLTS30_STAT18_MASK)

#define C_VFCCU_FHFLTS30_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS30_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS30_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT19_SHIFT)) & C_VFCCU_FHFLTS30_STAT19_MASK)

#define C_VFCCU_FHFLTS30_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS30_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS30_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT20_SHIFT)) & C_VFCCU_FHFLTS30_STAT20_MASK)

#define C_VFCCU_FHFLTS30_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS30_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS30_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT21_SHIFT)) & C_VFCCU_FHFLTS30_STAT21_MASK)

#define C_VFCCU_FHFLTS30_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS30_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS30_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT22_SHIFT)) & C_VFCCU_FHFLTS30_STAT22_MASK)

#define C_VFCCU_FHFLTS30_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS30_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS30_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT23_SHIFT)) & C_VFCCU_FHFLTS30_STAT23_MASK)

#define C_VFCCU_FHFLTS30_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS30_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS30_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT24_SHIFT)) & C_VFCCU_FHFLTS30_STAT24_MASK)

#define C_VFCCU_FHFLTS30_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS30_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS30_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT25_SHIFT)) & C_VFCCU_FHFLTS30_STAT25_MASK)

#define C_VFCCU_FHFLTS30_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS30_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS30_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT26_SHIFT)) & C_VFCCU_FHFLTS30_STAT26_MASK)

#define C_VFCCU_FHFLTS30_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS30_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS30_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT27_SHIFT)) & C_VFCCU_FHFLTS30_STAT27_MASK)

#define C_VFCCU_FHFLTS30_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS30_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS30_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT28_SHIFT)) & C_VFCCU_FHFLTS30_STAT28_MASK)

#define C_VFCCU_FHFLTS30_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS30_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS30_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT29_SHIFT)) & C_VFCCU_FHFLTS30_STAT29_MASK)

#define C_VFCCU_FHFLTS30_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS30_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS30_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT30_SHIFT)) & C_VFCCU_FHFLTS30_STAT30_MASK)

#define C_VFCCU_FHFLTS30_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS30_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS30_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS30_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS30_STAT31_SHIFT)) & C_VFCCU_FHFLTS30_STAT31_MASK)
/*! @} */

/*! @name FHFLTS31 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS31_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS31_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS31_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT32_SHIFT)) & C_VFCCU_FHFLTS31_STAT32_MASK)

#define C_VFCCU_FHFLTS31_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS31_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS31_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT33_SHIFT)) & C_VFCCU_FHFLTS31_STAT33_MASK)

#define C_VFCCU_FHFLTS31_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS31_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS31_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT34_SHIFT)) & C_VFCCU_FHFLTS31_STAT34_MASK)

#define C_VFCCU_FHFLTS31_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS31_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS31_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT35_SHIFT)) & C_VFCCU_FHFLTS31_STAT35_MASK)

#define C_VFCCU_FHFLTS31_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS31_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS31_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT36_SHIFT)) & C_VFCCU_FHFLTS31_STAT36_MASK)

#define C_VFCCU_FHFLTS31_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS31_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS31_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT37_SHIFT)) & C_VFCCU_FHFLTS31_STAT37_MASK)

#define C_VFCCU_FHFLTS31_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS31_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS31_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT38_SHIFT)) & C_VFCCU_FHFLTS31_STAT38_MASK)

#define C_VFCCU_FHFLTS31_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS31_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS31_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT39_SHIFT)) & C_VFCCU_FHFLTS31_STAT39_MASK)

#define C_VFCCU_FHFLTS31_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS31_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS31_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT40_SHIFT)) & C_VFCCU_FHFLTS31_STAT40_MASK)

#define C_VFCCU_FHFLTS31_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS31_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS31_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT41_SHIFT)) & C_VFCCU_FHFLTS31_STAT41_MASK)

#define C_VFCCU_FHFLTS31_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS31_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS31_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT42_SHIFT)) & C_VFCCU_FHFLTS31_STAT42_MASK)

#define C_VFCCU_FHFLTS31_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS31_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS31_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT43_SHIFT)) & C_VFCCU_FHFLTS31_STAT43_MASK)

#define C_VFCCU_FHFLTS31_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS31_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS31_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT44_SHIFT)) & C_VFCCU_FHFLTS31_STAT44_MASK)

#define C_VFCCU_FHFLTS31_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS31_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS31_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT45_SHIFT)) & C_VFCCU_FHFLTS31_STAT45_MASK)

#define C_VFCCU_FHFLTS31_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS31_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS31_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT46_SHIFT)) & C_VFCCU_FHFLTS31_STAT46_MASK)

#define C_VFCCU_FHFLTS31_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS31_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS31_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT47_SHIFT)) & C_VFCCU_FHFLTS31_STAT47_MASK)

#define C_VFCCU_FHFLTS31_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS31_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS31_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT48_SHIFT)) & C_VFCCU_FHFLTS31_STAT48_MASK)

#define C_VFCCU_FHFLTS31_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS31_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS31_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT49_SHIFT)) & C_VFCCU_FHFLTS31_STAT49_MASK)

#define C_VFCCU_FHFLTS31_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS31_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS31_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT50_SHIFT)) & C_VFCCU_FHFLTS31_STAT50_MASK)

#define C_VFCCU_FHFLTS31_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS31_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS31_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT51_SHIFT)) & C_VFCCU_FHFLTS31_STAT51_MASK)

#define C_VFCCU_FHFLTS31_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS31_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS31_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT52_SHIFT)) & C_VFCCU_FHFLTS31_STAT52_MASK)

#define C_VFCCU_FHFLTS31_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS31_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS31_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT53_SHIFT)) & C_VFCCU_FHFLTS31_STAT53_MASK)

#define C_VFCCU_FHFLTS31_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS31_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS31_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT54_SHIFT)) & C_VFCCU_FHFLTS31_STAT54_MASK)

#define C_VFCCU_FHFLTS31_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS31_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS31_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT55_SHIFT)) & C_VFCCU_FHFLTS31_STAT55_MASK)

#define C_VFCCU_FHFLTS31_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS31_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS31_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT56_SHIFT)) & C_VFCCU_FHFLTS31_STAT56_MASK)

#define C_VFCCU_FHFLTS31_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS31_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS31_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT57_SHIFT)) & C_VFCCU_FHFLTS31_STAT57_MASK)

#define C_VFCCU_FHFLTS31_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS31_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS31_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT58_SHIFT)) & C_VFCCU_FHFLTS31_STAT58_MASK)

#define C_VFCCU_FHFLTS31_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS31_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS31_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT59_SHIFT)) & C_VFCCU_FHFLTS31_STAT59_MASK)

#define C_VFCCU_FHFLTS31_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS31_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS31_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT60_SHIFT)) & C_VFCCU_FHFLTS31_STAT60_MASK)

#define C_VFCCU_FHFLTS31_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS31_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS31_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT61_SHIFT)) & C_VFCCU_FHFLTS31_STAT61_MASK)

#define C_VFCCU_FHFLTS31_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS31_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS31_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT62_SHIFT)) & C_VFCCU_FHFLTS31_STAT62_MASK)

#define C_VFCCU_FHFLTS31_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS31_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS31_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS31_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS31_STAT63_SHIFT)) & C_VFCCU_FHFLTS31_STAT63_MASK)
/*! @} */

/*! @name FHFLTS32 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS32_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS32_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS32_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS32_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS32_STAT64_SHIFT)) & C_VFCCU_FHFLTS32_STAT64_MASK)

#define C_VFCCU_FHFLTS32_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS32_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS32_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS32_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS32_STAT65_SHIFT)) & C_VFCCU_FHFLTS32_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC30 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC30_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC30_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC30_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC30_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC30_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC30_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC30_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC30_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC30_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC30_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC30_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC30_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC30_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC30_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC30_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC30_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC30_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC30_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC30_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC30_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC30_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC30_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC30_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC30_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC30_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC30_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC30_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC31 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC31_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC31_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC31_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC31_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC31_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC31_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC31_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC31_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC31_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC31_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC31_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC31_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC31_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC31_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC31_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC31_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC31_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC31_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC31_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC31_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC31_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC31_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC31_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC31_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC31_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC31_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC31_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC32 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC32_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC32_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC32_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC32_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC32_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC32_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC32_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC32_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC32_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC32_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC32_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC32_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC32_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC32_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC32_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC32_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC32_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC32_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC32_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC32_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC32_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC32_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC32_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC32_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC32_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC32_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC32_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC33 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC33_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC33_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC33_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC33_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC33_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC33_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC33_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC33_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC33_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC33_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC33_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC33_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC33_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC33_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC33_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC33_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC33_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC33_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC33_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC33_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC33_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC33_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC33_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC33_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC33_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC33_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC33_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC34 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC34_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC34_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC34_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC34_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC34_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC34_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC34_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC34_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC34_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC34_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC34_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC34_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC34_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC34_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC34_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC34_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC34_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC34_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC34_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC34_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC34_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC34_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC34_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC34_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC34_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC34_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC34_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC35 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC35_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC35_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC35_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC35_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC35_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC35_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC35_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC35_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC35_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC35_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC35_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC35_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC35_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC35_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC35_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC35_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC35_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC35_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC35_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC35_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC35_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC35_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC35_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC35_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC35_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC35_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC35_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC36 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC36_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC36_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC36_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC36_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC36_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC36_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC36_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC36_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC36_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC36_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC36_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC36_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC36_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC36_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC36_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC36_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC36_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC36_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC36_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC36_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC36_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC36_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC36_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC36_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC36_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC36_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC36_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC37 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC37_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC37_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC37_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC37_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC37_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC37_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC37_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC37_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC37_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC37_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC37_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC37_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC37_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC37_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC37_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC37_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC37_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC37_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC37_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC37_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC37_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC37_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC37_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC37_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC37_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC37_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC37_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC38 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC38_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC38_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC38_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC38_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC38_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC38_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC38_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC38_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC38_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC38_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC38_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC38_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC3_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC3_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC3_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC3_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC3_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC3_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC3_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC3_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC3_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC3_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC3_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC3_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC3_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC3_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC3_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC3_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC3_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC3_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC3_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC3_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC3_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC3_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC3_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC3_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC3_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC3_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC3_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC3_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC3_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC3_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC3_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC3_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC3_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC3_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC3_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC3_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC3_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC3_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC3_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC3_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC3_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC3_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC3_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC3_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC3_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC3_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC3_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC3_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC3_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC3_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC3_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC3_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC3_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC3_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC3_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC3_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC3_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC3_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC3_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC3_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC3_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC3_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC3_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC3_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC3_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC3_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC3_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC3_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC3_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC3_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC3_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC3_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC3_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC3_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC3_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC3_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC3_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC3_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC3_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC3_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC3_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC3_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC3_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC3_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC3_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC3_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC3_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC3_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC3_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC3_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC3_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC3_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC3_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC3_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC3_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC3_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC3_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC3_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC3_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC3_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC3_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC3_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC3_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC3_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC3_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC3_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC3_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC3_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC3_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC3_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC3_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC3_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC3_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC3_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC3_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC3_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC3_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC3_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC3_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC3_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC3_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC3_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC3_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC3_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC3_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC3_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC3_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC3_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC3_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC3_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC3_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC3_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC3_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC3_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC3_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC3_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC3_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC3_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC3_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC3_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC3_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC3_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC3_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC3_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC3_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC3_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC3_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC3_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC3_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC3_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC3_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC3_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC3_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC3_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC3_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC3_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC3_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC3_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC3_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC3_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC3_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC3_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC3_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC3_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC3_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC3_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC3_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC3_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC3_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC3_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC3_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC3_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC3_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC3_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC3_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC3_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC3_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC3_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC3_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC3_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC3_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC3_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC3_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC3_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC3_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC3_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC3_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC3_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC3_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC3_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC3_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC3_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC3_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC3_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC3_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC3_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC3_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC3_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC3_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC3_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC3_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC3_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC3_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC3_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC3_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC3_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC3_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC3_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC3_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC3_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC3_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC3_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC3_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC3_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC3_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC3_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC3_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC3_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC3_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC3_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC3_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC3_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC3_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC3_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC3_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC3_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC3_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC3_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC3_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC3_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC3_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC3_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC3_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC3_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC3_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC3_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC3_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC3_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC3_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC3_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC3_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC3_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC3_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC3_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC3_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC3_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC3_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC3_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC3_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC3_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC3_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC3_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC3_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC3_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC3_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC3_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC3_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC3_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC3_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC3_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC3_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC3_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC3_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC3_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC3_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC3_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC3_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC3_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC3_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC3_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC3_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC3_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC3_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC3_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC3_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC3_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC3_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC3_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC3_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC3_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC3_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC3_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC3_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC3_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC3_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC3_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC3_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC3_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC3_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC3_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC3_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC3_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC3_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC3_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC3_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC3_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC3_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC3_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC3_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC3_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC3_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC3_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC3_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC3_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC3_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC3_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC3_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC3_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC3_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC3_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC3_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC3_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC3_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC3_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC3_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC3_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC3_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC3_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC3_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC3_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC3_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC3_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC3_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC3_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC3_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC3_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC3_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC3_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC3_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC3_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC3_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC3_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC3_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC3_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC3_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC3_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC3_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC3_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC3_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC3_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC3_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC3_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC3_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC3_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC3_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC3_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC3_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC3_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC3_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC3_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC3_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC3_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC3_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC3_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC3_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC3_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC3_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC3_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC3_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC3_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC3_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC3_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC3_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC3_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC3_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC3_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC3_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC3_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC3_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC3_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC3_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC3_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC3_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC3_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC3_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC3_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC3_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC3_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC3_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC3_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC3_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC3_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC3_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC3_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC3_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC3_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC3_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC3_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC3_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC3_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC3_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC3_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC3_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC3_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC3_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC3_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC3_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC3_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC3_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC3_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC3_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC3_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC3_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC3_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC3_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC3_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC3_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC3_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC3_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC3_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC3_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC3_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC3_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC3_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC3_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC3_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC3_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC3_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC3_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC3_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC3_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC3_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC3_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC3_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC3_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC3_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC3_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC3_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC3_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC3_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC3_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC3_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC3_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC3_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC3_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC3_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC3_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC3_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC3_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC3_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC3_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC3_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC3_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC3_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC3_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC3_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC3_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC3_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC3_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC3_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC3_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC3_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC3_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC3_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC3_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC3_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC3_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC3_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC3_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC3_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC3_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC3_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC3_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC3_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC3_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC3_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC3_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC3_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC3_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC3_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC3_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC3_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC3_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC3_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC3_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC3_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC3_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC3_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC3_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC3_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC3_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC3_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC3_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC3_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC3_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC3_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC3_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC3_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC3_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC3_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC3_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC3_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC3_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC3_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC3_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC3_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC3_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC3_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC3_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC3_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC3_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC3_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC3_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC3_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC3_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC3_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC3_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC3_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC3_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC3_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC3_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC3_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC3_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC3_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC3_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC3_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC3_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC3_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC3_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC3_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC3_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC3_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC3_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC3_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC3_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC3_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC3_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC3_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC3_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC3_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC3_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC3_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC3_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC3_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC3_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC3_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC3_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC3_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC3_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC3_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC3_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC3_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC3_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC3_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC3_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC3_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC3_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC3_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC3_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC3_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC3_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC3_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC3_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC3_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC3_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC3_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC3_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC3_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC3_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC3_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC3_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC3_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC3_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC3_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC3_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC3_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC3_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC3_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC3_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC3_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC3_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC3_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC3_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC3_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC3_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC3_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC3_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC3_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC3_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC3_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC3_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC3_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC3_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC3_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC3_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC3_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC3_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC3_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC3_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC3_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC3_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC3_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC3_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC3_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC3_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC3_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC3_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC3_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC3_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC3_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC3_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC3_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC3_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC3_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC3_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC3_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC3_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC3_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC3_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC3_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC3_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC3_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC3_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC3_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC3_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC3_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC3_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC3_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC3_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC3_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC3_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC3_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC3_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC3_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC3_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC3_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC3_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC3_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC3_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC3_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC3_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC3_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC3_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC3_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC3_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC3_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC3_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC3_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC3_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC3_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC3_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC3_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC3_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC3_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC3_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC3_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC3_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC3_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC3_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC3_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC3_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC3_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC3_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC3_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC3_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC3_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC3_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC3_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC3_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC3_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC3_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC3_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC3_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC3_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC3_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC3_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC3_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC3_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC3_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC3_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC3_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC3_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC3_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC3_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC3_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC3_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC3_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC3_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC3_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC3_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC3_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC3_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC3_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC3_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC3_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC3_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC3_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC3_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC3_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC3_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC3_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC3_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC3_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC3_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC3_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC3_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC3_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC3_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC3_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC3_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC3_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC3_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC3_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC3_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC3_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC3_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC3_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC3_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC3_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC3_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC3_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC3_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC3_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC3_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC3_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC3_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC3_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC3_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC3_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC3_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC3_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC3_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC3_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC3_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC3_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC3_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC3_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC3_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC3_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC3_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC3_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC3_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC3_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC3_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC3_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC3_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC3_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC3_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC3_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC3_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC3_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC3_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC3_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC3_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC3_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC3_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC3_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC3_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC3_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC3_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC3_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC3_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC3_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC3_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC3_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC3_51_RKNEN49_MASK)
/*! @} */

/*! @name FHCFG4 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG4_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG4_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG4_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG4_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG4_FHIDEN_SHIFT)) & C_VFCCU_FHCFG4_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS4 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS4_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS4_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS4_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS4_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS4_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS4_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS4_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS4_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS4_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS4_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS4_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS4_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC40 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC40_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC40_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC40_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN0_SHIFT)) & C_VFCCU_FHFLTENC40_EN0_MASK)

#define C_VFCCU_FHFLTENC40_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC40_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC40_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN1_SHIFT)) & C_VFCCU_FHFLTENC40_EN1_MASK)

#define C_VFCCU_FHFLTENC40_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC40_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC40_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN2_SHIFT)) & C_VFCCU_FHFLTENC40_EN2_MASK)

#define C_VFCCU_FHFLTENC40_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC40_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC40_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN3_SHIFT)) & C_VFCCU_FHFLTENC40_EN3_MASK)

#define C_VFCCU_FHFLTENC40_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC40_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC40_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN4_SHIFT)) & C_VFCCU_FHFLTENC40_EN4_MASK)

#define C_VFCCU_FHFLTENC40_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC40_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC40_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN5_SHIFT)) & C_VFCCU_FHFLTENC40_EN5_MASK)

#define C_VFCCU_FHFLTENC40_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC40_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC40_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN6_SHIFT)) & C_VFCCU_FHFLTENC40_EN6_MASK)

#define C_VFCCU_FHFLTENC40_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC40_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC40_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN7_SHIFT)) & C_VFCCU_FHFLTENC40_EN7_MASK)

#define C_VFCCU_FHFLTENC40_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC40_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC40_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN8_SHIFT)) & C_VFCCU_FHFLTENC40_EN8_MASK)

#define C_VFCCU_FHFLTENC40_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC40_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC40_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC40_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN9_SHIFT)) & C_VFCCU_FHFLTENC40_EN9_MASK)

#define C_VFCCU_FHFLTENC40_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC40_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC40_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN10_SHIFT)) & C_VFCCU_FHFLTENC40_EN10_MASK)

#define C_VFCCU_FHFLTENC40_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC40_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC40_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN11_SHIFT)) & C_VFCCU_FHFLTENC40_EN11_MASK)

#define C_VFCCU_FHFLTENC40_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC40_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC40_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN12_SHIFT)) & C_VFCCU_FHFLTENC40_EN12_MASK)

#define C_VFCCU_FHFLTENC40_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC40_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC40_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN13_SHIFT)) & C_VFCCU_FHFLTENC40_EN13_MASK)

#define C_VFCCU_FHFLTENC40_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC40_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC40_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN14_SHIFT)) & C_VFCCU_FHFLTENC40_EN14_MASK)

#define C_VFCCU_FHFLTENC40_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC40_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC40_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN15_SHIFT)) & C_VFCCU_FHFLTENC40_EN15_MASK)

#define C_VFCCU_FHFLTENC40_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC40_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC40_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN16_SHIFT)) & C_VFCCU_FHFLTENC40_EN16_MASK)

#define C_VFCCU_FHFLTENC40_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC40_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC40_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN17_SHIFT)) & C_VFCCU_FHFLTENC40_EN17_MASK)

#define C_VFCCU_FHFLTENC40_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC40_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC40_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN18_SHIFT)) & C_VFCCU_FHFLTENC40_EN18_MASK)

#define C_VFCCU_FHFLTENC40_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC40_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC40_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN19_SHIFT)) & C_VFCCU_FHFLTENC40_EN19_MASK)

#define C_VFCCU_FHFLTENC40_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC40_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC40_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN20_SHIFT)) & C_VFCCU_FHFLTENC40_EN20_MASK)

#define C_VFCCU_FHFLTENC40_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC40_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC40_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN21_SHIFT)) & C_VFCCU_FHFLTENC40_EN21_MASK)

#define C_VFCCU_FHFLTENC40_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC40_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC40_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN22_SHIFT)) & C_VFCCU_FHFLTENC40_EN22_MASK)

#define C_VFCCU_FHFLTENC40_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC40_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC40_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN23_SHIFT)) & C_VFCCU_FHFLTENC40_EN23_MASK)

#define C_VFCCU_FHFLTENC40_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC40_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC40_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN24_SHIFT)) & C_VFCCU_FHFLTENC40_EN24_MASK)

#define C_VFCCU_FHFLTENC40_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC40_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC40_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN25_SHIFT)) & C_VFCCU_FHFLTENC40_EN25_MASK)

#define C_VFCCU_FHFLTENC40_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC40_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC40_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN26_SHIFT)) & C_VFCCU_FHFLTENC40_EN26_MASK)

#define C_VFCCU_FHFLTENC40_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC40_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC40_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN27_SHIFT)) & C_VFCCU_FHFLTENC40_EN27_MASK)

#define C_VFCCU_FHFLTENC40_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC40_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC40_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN28_SHIFT)) & C_VFCCU_FHFLTENC40_EN28_MASK)

#define C_VFCCU_FHFLTENC40_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC40_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC40_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN29_SHIFT)) & C_VFCCU_FHFLTENC40_EN29_MASK)

#define C_VFCCU_FHFLTENC40_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC40_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC40_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN30_SHIFT)) & C_VFCCU_FHFLTENC40_EN30_MASK)

#define C_VFCCU_FHFLTENC40_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC40_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC40_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC40_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC40_EN31_SHIFT)) & C_VFCCU_FHFLTENC40_EN31_MASK)
/*! @} */

/*! @name FHFLTENC41 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC41_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC41_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC41_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN32_SHIFT)) & C_VFCCU_FHFLTENC41_EN32_MASK)

#define C_VFCCU_FHFLTENC41_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC41_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC41_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN33_SHIFT)) & C_VFCCU_FHFLTENC41_EN33_MASK)

#define C_VFCCU_FHFLTENC41_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC41_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC41_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN34_SHIFT)) & C_VFCCU_FHFLTENC41_EN34_MASK)

#define C_VFCCU_FHFLTENC41_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC41_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC41_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN35_SHIFT)) & C_VFCCU_FHFLTENC41_EN35_MASK)

#define C_VFCCU_FHFLTENC41_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC41_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC41_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN36_SHIFT)) & C_VFCCU_FHFLTENC41_EN36_MASK)

#define C_VFCCU_FHFLTENC41_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC41_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC41_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN37_SHIFT)) & C_VFCCU_FHFLTENC41_EN37_MASK)

#define C_VFCCU_FHFLTENC41_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC41_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC41_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN38_SHIFT)) & C_VFCCU_FHFLTENC41_EN38_MASK)

#define C_VFCCU_FHFLTENC41_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC41_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC41_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN39_SHIFT)) & C_VFCCU_FHFLTENC41_EN39_MASK)

#define C_VFCCU_FHFLTENC41_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC41_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC41_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN40_SHIFT)) & C_VFCCU_FHFLTENC41_EN40_MASK)

#define C_VFCCU_FHFLTENC41_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC41_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC41_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN41_SHIFT)) & C_VFCCU_FHFLTENC41_EN41_MASK)

#define C_VFCCU_FHFLTENC41_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC41_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC41_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN42_SHIFT)) & C_VFCCU_FHFLTENC41_EN42_MASK)

#define C_VFCCU_FHFLTENC41_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC41_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC41_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN43_SHIFT)) & C_VFCCU_FHFLTENC41_EN43_MASK)

#define C_VFCCU_FHFLTENC41_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC41_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC41_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN44_SHIFT)) & C_VFCCU_FHFLTENC41_EN44_MASK)

#define C_VFCCU_FHFLTENC41_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC41_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC41_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN45_SHIFT)) & C_VFCCU_FHFLTENC41_EN45_MASK)

#define C_VFCCU_FHFLTENC41_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC41_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC41_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN46_SHIFT)) & C_VFCCU_FHFLTENC41_EN46_MASK)

#define C_VFCCU_FHFLTENC41_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC41_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC41_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN47_SHIFT)) & C_VFCCU_FHFLTENC41_EN47_MASK)

#define C_VFCCU_FHFLTENC41_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC41_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC41_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN48_SHIFT)) & C_VFCCU_FHFLTENC41_EN48_MASK)

#define C_VFCCU_FHFLTENC41_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC41_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC41_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN49_SHIFT)) & C_VFCCU_FHFLTENC41_EN49_MASK)

#define C_VFCCU_FHFLTENC41_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC41_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC41_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN50_SHIFT)) & C_VFCCU_FHFLTENC41_EN50_MASK)

#define C_VFCCU_FHFLTENC41_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC41_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC41_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN51_SHIFT)) & C_VFCCU_FHFLTENC41_EN51_MASK)

#define C_VFCCU_FHFLTENC41_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC41_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC41_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN52_SHIFT)) & C_VFCCU_FHFLTENC41_EN52_MASK)

#define C_VFCCU_FHFLTENC41_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC41_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC41_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN53_SHIFT)) & C_VFCCU_FHFLTENC41_EN53_MASK)

#define C_VFCCU_FHFLTENC41_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC41_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC41_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN54_SHIFT)) & C_VFCCU_FHFLTENC41_EN54_MASK)

#define C_VFCCU_FHFLTENC41_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC41_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC41_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN55_SHIFT)) & C_VFCCU_FHFLTENC41_EN55_MASK)

#define C_VFCCU_FHFLTENC41_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC41_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC41_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN56_SHIFT)) & C_VFCCU_FHFLTENC41_EN56_MASK)

#define C_VFCCU_FHFLTENC41_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC41_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC41_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN57_SHIFT)) & C_VFCCU_FHFLTENC41_EN57_MASK)

#define C_VFCCU_FHFLTENC41_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC41_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC41_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN58_SHIFT)) & C_VFCCU_FHFLTENC41_EN58_MASK)

#define C_VFCCU_FHFLTENC41_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC41_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC41_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN59_SHIFT)) & C_VFCCU_FHFLTENC41_EN59_MASK)

#define C_VFCCU_FHFLTENC41_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC41_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC41_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN60_SHIFT)) & C_VFCCU_FHFLTENC41_EN60_MASK)

#define C_VFCCU_FHFLTENC41_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC41_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC41_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN61_SHIFT)) & C_VFCCU_FHFLTENC41_EN61_MASK)

#define C_VFCCU_FHFLTENC41_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC41_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC41_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN62_SHIFT)) & C_VFCCU_FHFLTENC41_EN62_MASK)

#define C_VFCCU_FHFLTENC41_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC41_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC41_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC41_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC41_EN63_SHIFT)) & C_VFCCU_FHFLTENC41_EN63_MASK)
/*! @} */

/*! @name FHFLTENC42 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC42_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC42_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC42_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC42_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC42_EN64_SHIFT)) & C_VFCCU_FHFLTENC42_EN64_MASK)

#define C_VFCCU_FHFLTENC42_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC42_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC42_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC42_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC42_EN65_SHIFT)) & C_VFCCU_FHFLTENC42_EN65_MASK)
/*! @} */

/*! @name FHFLTS40 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS40_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS40_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS40_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT0_SHIFT)) & C_VFCCU_FHFLTS40_STAT0_MASK)

#define C_VFCCU_FHFLTS40_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS40_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS40_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT1_SHIFT)) & C_VFCCU_FHFLTS40_STAT1_MASK)

#define C_VFCCU_FHFLTS40_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS40_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS40_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT2_SHIFT)) & C_VFCCU_FHFLTS40_STAT2_MASK)

#define C_VFCCU_FHFLTS40_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS40_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS40_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT3_SHIFT)) & C_VFCCU_FHFLTS40_STAT3_MASK)

#define C_VFCCU_FHFLTS40_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS40_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS40_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT4_SHIFT)) & C_VFCCU_FHFLTS40_STAT4_MASK)

#define C_VFCCU_FHFLTS40_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS40_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS40_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT5_SHIFT)) & C_VFCCU_FHFLTS40_STAT5_MASK)

#define C_VFCCU_FHFLTS40_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS40_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS40_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT6_SHIFT)) & C_VFCCU_FHFLTS40_STAT6_MASK)

#define C_VFCCU_FHFLTS40_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS40_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS40_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT7_SHIFT)) & C_VFCCU_FHFLTS40_STAT7_MASK)

#define C_VFCCU_FHFLTS40_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS40_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS40_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT8_SHIFT)) & C_VFCCU_FHFLTS40_STAT8_MASK)

#define C_VFCCU_FHFLTS40_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS40_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS40_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS40_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT9_SHIFT)) & C_VFCCU_FHFLTS40_STAT9_MASK)

#define C_VFCCU_FHFLTS40_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS40_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS40_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT10_SHIFT)) & C_VFCCU_FHFLTS40_STAT10_MASK)

#define C_VFCCU_FHFLTS40_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS40_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS40_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT11_SHIFT)) & C_VFCCU_FHFLTS40_STAT11_MASK)

#define C_VFCCU_FHFLTS40_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS40_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS40_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT12_SHIFT)) & C_VFCCU_FHFLTS40_STAT12_MASK)

#define C_VFCCU_FHFLTS40_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS40_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS40_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT13_SHIFT)) & C_VFCCU_FHFLTS40_STAT13_MASK)

#define C_VFCCU_FHFLTS40_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS40_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS40_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT14_SHIFT)) & C_VFCCU_FHFLTS40_STAT14_MASK)

#define C_VFCCU_FHFLTS40_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS40_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS40_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT15_SHIFT)) & C_VFCCU_FHFLTS40_STAT15_MASK)

#define C_VFCCU_FHFLTS40_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS40_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS40_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT16_SHIFT)) & C_VFCCU_FHFLTS40_STAT16_MASK)

#define C_VFCCU_FHFLTS40_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS40_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS40_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT17_SHIFT)) & C_VFCCU_FHFLTS40_STAT17_MASK)

#define C_VFCCU_FHFLTS40_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS40_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS40_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT18_SHIFT)) & C_VFCCU_FHFLTS40_STAT18_MASK)

#define C_VFCCU_FHFLTS40_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS40_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS40_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT19_SHIFT)) & C_VFCCU_FHFLTS40_STAT19_MASK)

#define C_VFCCU_FHFLTS40_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS40_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS40_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT20_SHIFT)) & C_VFCCU_FHFLTS40_STAT20_MASK)

#define C_VFCCU_FHFLTS40_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS40_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS40_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT21_SHIFT)) & C_VFCCU_FHFLTS40_STAT21_MASK)

#define C_VFCCU_FHFLTS40_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS40_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS40_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT22_SHIFT)) & C_VFCCU_FHFLTS40_STAT22_MASK)

#define C_VFCCU_FHFLTS40_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS40_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS40_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT23_SHIFT)) & C_VFCCU_FHFLTS40_STAT23_MASK)

#define C_VFCCU_FHFLTS40_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS40_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS40_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT24_SHIFT)) & C_VFCCU_FHFLTS40_STAT24_MASK)

#define C_VFCCU_FHFLTS40_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS40_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS40_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT25_SHIFT)) & C_VFCCU_FHFLTS40_STAT25_MASK)

#define C_VFCCU_FHFLTS40_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS40_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS40_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT26_SHIFT)) & C_VFCCU_FHFLTS40_STAT26_MASK)

#define C_VFCCU_FHFLTS40_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS40_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS40_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT27_SHIFT)) & C_VFCCU_FHFLTS40_STAT27_MASK)

#define C_VFCCU_FHFLTS40_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS40_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS40_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT28_SHIFT)) & C_VFCCU_FHFLTS40_STAT28_MASK)

#define C_VFCCU_FHFLTS40_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS40_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS40_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT29_SHIFT)) & C_VFCCU_FHFLTS40_STAT29_MASK)

#define C_VFCCU_FHFLTS40_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS40_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS40_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT30_SHIFT)) & C_VFCCU_FHFLTS40_STAT30_MASK)

#define C_VFCCU_FHFLTS40_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS40_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS40_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS40_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS40_STAT31_SHIFT)) & C_VFCCU_FHFLTS40_STAT31_MASK)
/*! @} */

/*! @name FHFLTS41 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS41_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS41_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS41_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT32_SHIFT)) & C_VFCCU_FHFLTS41_STAT32_MASK)

#define C_VFCCU_FHFLTS41_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS41_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS41_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT33_SHIFT)) & C_VFCCU_FHFLTS41_STAT33_MASK)

#define C_VFCCU_FHFLTS41_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS41_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS41_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT34_SHIFT)) & C_VFCCU_FHFLTS41_STAT34_MASK)

#define C_VFCCU_FHFLTS41_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS41_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS41_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT35_SHIFT)) & C_VFCCU_FHFLTS41_STAT35_MASK)

#define C_VFCCU_FHFLTS41_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS41_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS41_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT36_SHIFT)) & C_VFCCU_FHFLTS41_STAT36_MASK)

#define C_VFCCU_FHFLTS41_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS41_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS41_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT37_SHIFT)) & C_VFCCU_FHFLTS41_STAT37_MASK)

#define C_VFCCU_FHFLTS41_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS41_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS41_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT38_SHIFT)) & C_VFCCU_FHFLTS41_STAT38_MASK)

#define C_VFCCU_FHFLTS41_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS41_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS41_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT39_SHIFT)) & C_VFCCU_FHFLTS41_STAT39_MASK)

#define C_VFCCU_FHFLTS41_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS41_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS41_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT40_SHIFT)) & C_VFCCU_FHFLTS41_STAT40_MASK)

#define C_VFCCU_FHFLTS41_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS41_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS41_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT41_SHIFT)) & C_VFCCU_FHFLTS41_STAT41_MASK)

#define C_VFCCU_FHFLTS41_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS41_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS41_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT42_SHIFT)) & C_VFCCU_FHFLTS41_STAT42_MASK)

#define C_VFCCU_FHFLTS41_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS41_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS41_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT43_SHIFT)) & C_VFCCU_FHFLTS41_STAT43_MASK)

#define C_VFCCU_FHFLTS41_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS41_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS41_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT44_SHIFT)) & C_VFCCU_FHFLTS41_STAT44_MASK)

#define C_VFCCU_FHFLTS41_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS41_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS41_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT45_SHIFT)) & C_VFCCU_FHFLTS41_STAT45_MASK)

#define C_VFCCU_FHFLTS41_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS41_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS41_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT46_SHIFT)) & C_VFCCU_FHFLTS41_STAT46_MASK)

#define C_VFCCU_FHFLTS41_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS41_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS41_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT47_SHIFT)) & C_VFCCU_FHFLTS41_STAT47_MASK)

#define C_VFCCU_FHFLTS41_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS41_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS41_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT48_SHIFT)) & C_VFCCU_FHFLTS41_STAT48_MASK)

#define C_VFCCU_FHFLTS41_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS41_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS41_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT49_SHIFT)) & C_VFCCU_FHFLTS41_STAT49_MASK)

#define C_VFCCU_FHFLTS41_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS41_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS41_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT50_SHIFT)) & C_VFCCU_FHFLTS41_STAT50_MASK)

#define C_VFCCU_FHFLTS41_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS41_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS41_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT51_SHIFT)) & C_VFCCU_FHFLTS41_STAT51_MASK)

#define C_VFCCU_FHFLTS41_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS41_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS41_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT52_SHIFT)) & C_VFCCU_FHFLTS41_STAT52_MASK)

#define C_VFCCU_FHFLTS41_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS41_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS41_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT53_SHIFT)) & C_VFCCU_FHFLTS41_STAT53_MASK)

#define C_VFCCU_FHFLTS41_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS41_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS41_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT54_SHIFT)) & C_VFCCU_FHFLTS41_STAT54_MASK)

#define C_VFCCU_FHFLTS41_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS41_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS41_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT55_SHIFT)) & C_VFCCU_FHFLTS41_STAT55_MASK)

#define C_VFCCU_FHFLTS41_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS41_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS41_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT56_SHIFT)) & C_VFCCU_FHFLTS41_STAT56_MASK)

#define C_VFCCU_FHFLTS41_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS41_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS41_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT57_SHIFT)) & C_VFCCU_FHFLTS41_STAT57_MASK)

#define C_VFCCU_FHFLTS41_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS41_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS41_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT58_SHIFT)) & C_VFCCU_FHFLTS41_STAT58_MASK)

#define C_VFCCU_FHFLTS41_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS41_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS41_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT59_SHIFT)) & C_VFCCU_FHFLTS41_STAT59_MASK)

#define C_VFCCU_FHFLTS41_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS41_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS41_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT60_SHIFT)) & C_VFCCU_FHFLTS41_STAT60_MASK)

#define C_VFCCU_FHFLTS41_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS41_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS41_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT61_SHIFT)) & C_VFCCU_FHFLTS41_STAT61_MASK)

#define C_VFCCU_FHFLTS41_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS41_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS41_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT62_SHIFT)) & C_VFCCU_FHFLTS41_STAT62_MASK)

#define C_VFCCU_FHFLTS41_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS41_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS41_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS41_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS41_STAT63_SHIFT)) & C_VFCCU_FHFLTS41_STAT63_MASK)
/*! @} */

/*! @name FHFLTS42 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS42_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS42_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS42_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS42_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS42_STAT64_SHIFT)) & C_VFCCU_FHFLTS42_STAT64_MASK)

#define C_VFCCU_FHFLTS42_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS42_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS42_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS42_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS42_STAT65_SHIFT)) & C_VFCCU_FHFLTS42_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC40 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC40_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC40_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC40_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC40_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC40_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC40_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC40_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC40_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC40_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC40_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC40_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC40_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC40_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC40_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC40_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC40_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC40_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC40_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC40_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC40_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC40_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC40_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC40_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC40_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC40_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC40_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC40_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC41 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC41_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC41_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC41_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC41_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC41_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC41_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC41_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC41_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC41_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC41_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC41_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC41_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC41_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC41_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC41_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC41_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC41_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC41_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC41_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC41_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC41_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC41_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC41_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC41_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC41_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC41_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC41_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC42 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC42_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC42_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC42_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC42_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC42_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC42_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC42_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC42_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC42_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC42_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC42_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC42_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC42_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC42_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC42_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC42_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC42_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC42_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC42_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC42_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC42_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC42_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC42_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC42_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC42_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC42_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC42_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC43 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC43_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC43_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC43_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC43_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC43_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC43_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC43_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC43_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC43_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC43_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC43_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC43_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC43_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC43_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC43_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC43_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC43_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC43_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC43_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC43_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC43_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC43_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC43_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC43_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC43_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC43_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC43_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC44 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC44_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC44_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC44_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC44_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC44_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC44_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC44_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC44_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC44_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC44_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC44_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC44_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC44_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC44_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC44_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC44_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC44_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC44_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC44_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC44_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC44_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC44_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC44_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC44_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC44_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC44_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC44_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC45 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC45_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC45_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC45_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC45_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC45_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC45_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC45_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC45_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC45_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC45_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC45_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC45_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC45_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC45_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC45_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC45_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC45_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC45_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC45_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC45_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC45_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC45_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC45_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC45_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC45_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC45_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC45_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC46 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC46_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC46_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC46_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC46_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC46_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC46_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC46_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC46_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC46_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC46_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC46_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC46_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC46_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC46_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC46_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC46_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC46_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC46_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC46_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC46_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC46_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC46_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC46_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC46_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC46_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC46_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC46_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC47 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC47_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC47_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC47_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC47_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC47_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC47_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC47_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC47_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC47_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC47_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC47_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC47_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC47_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC47_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC47_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC47_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC47_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC47_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC47_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC47_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC47_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC47_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC47_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC47_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC47_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC47_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC47_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC48 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC48_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC48_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC48_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC48_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC48_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC48_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC48_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC48_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC48_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC48_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC48_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC48_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC4_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC4_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC4_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC4_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC4_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC4_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC4_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC4_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC4_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC4_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC4_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC4_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC4_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC4_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC4_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC4_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC4_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC4_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC4_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC4_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC4_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC4_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC4_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC4_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC4_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC4_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC4_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC4_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC4_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC4_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC4_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC4_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC4_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC4_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC4_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC4_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC4_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC4_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC4_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC4_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC4_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC4_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC4_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC4_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC4_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC4_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC4_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC4_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC4_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC4_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC4_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC4_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC4_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC4_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC4_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC4_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC4_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC4_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC4_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC4_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC4_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC4_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC4_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC4_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC4_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC4_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC4_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC4_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC4_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC4_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC4_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC4_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC4_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC4_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC4_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC4_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC4_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC4_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC4_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC4_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC4_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC4_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC4_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC4_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC4_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC4_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC4_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC4_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC4_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC4_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC4_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC4_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC4_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC4_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC4_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC4_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC4_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC4_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC4_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC4_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC4_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC4_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC4_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC4_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC4_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC4_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC4_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC4_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC4_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC4_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC4_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC4_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC4_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC4_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC4_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC4_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC4_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC4_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC4_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC4_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC4_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC4_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC4_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC4_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC4_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC4_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC4_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC4_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC4_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC4_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC4_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC4_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC4_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC4_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC4_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC4_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC4_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC4_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC4_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC4_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC4_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC4_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC4_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC4_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC4_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC4_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC4_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC4_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC4_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC4_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC4_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC4_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC4_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC4_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC4_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC4_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC4_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC4_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC4_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC4_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC4_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC4_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC4_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC4_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC4_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC4_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC4_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC4_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC4_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC4_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC4_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC4_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC4_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC4_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC4_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC4_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC4_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC4_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC4_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC4_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC4_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC4_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC4_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC4_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC4_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC4_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC4_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC4_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC4_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC4_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC4_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC4_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC4_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC4_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC4_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC4_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC4_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC4_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC4_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC4_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC4_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC4_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC4_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC4_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC4_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC4_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC4_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC4_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC4_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC4_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC4_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC4_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC4_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC4_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC4_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC4_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC4_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC4_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC4_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC4_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC4_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC4_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC4_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC4_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC4_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC4_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC4_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC4_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC4_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC4_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC4_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC4_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC4_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC4_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC4_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC4_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC4_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC4_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC4_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC4_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC4_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC4_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC4_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC4_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC4_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC4_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC4_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC4_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC4_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC4_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC4_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC4_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC4_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC4_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC4_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC4_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC4_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC4_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC4_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC4_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC4_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC4_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC4_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC4_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC4_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC4_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC4_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC4_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC4_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC4_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC4_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC4_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC4_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC4_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC4_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC4_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC4_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC4_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC4_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC4_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC4_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC4_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC4_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC4_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC4_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC4_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC4_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC4_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC4_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC4_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC4_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC4_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC4_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC4_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC4_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC4_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC4_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC4_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC4_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC4_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC4_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC4_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC4_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC4_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC4_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC4_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC4_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC4_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC4_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC4_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC4_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC4_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC4_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC4_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC4_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC4_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC4_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC4_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC4_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC4_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC4_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC4_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC4_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC4_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC4_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC4_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC4_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC4_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC4_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC4_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC4_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC4_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC4_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC4_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC4_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC4_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC4_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC4_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC4_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC4_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC4_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC4_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC4_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC4_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC4_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC4_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC4_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC4_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC4_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC4_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC4_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC4_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC4_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC4_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC4_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC4_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC4_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC4_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC4_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC4_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC4_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC4_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC4_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC4_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC4_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC4_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC4_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC4_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC4_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC4_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC4_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC4_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC4_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC4_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC4_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC4_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC4_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC4_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC4_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC4_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC4_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC4_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC4_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC4_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC4_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC4_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC4_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC4_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC4_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC4_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC4_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC4_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC4_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC4_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC4_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC4_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC4_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC4_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC4_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC4_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC4_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC4_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC4_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC4_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC4_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC4_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC4_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC4_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC4_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC4_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC4_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC4_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC4_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC4_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC4_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC4_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC4_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC4_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC4_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC4_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC4_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC4_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC4_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC4_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC4_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC4_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC4_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC4_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC4_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC4_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC4_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC4_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC4_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC4_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC4_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC4_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC4_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC4_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC4_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC4_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC4_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC4_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC4_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC4_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC4_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC4_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC4_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC4_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC4_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC4_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC4_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC4_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC4_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC4_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC4_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC4_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC4_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC4_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC4_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC4_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC4_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC4_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC4_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC4_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC4_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC4_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC4_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC4_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC4_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC4_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC4_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC4_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC4_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC4_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC4_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC4_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC4_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC4_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC4_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC4_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC4_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC4_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC4_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC4_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC4_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC4_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC4_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC4_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC4_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC4_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC4_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC4_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC4_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC4_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC4_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC4_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC4_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC4_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC4_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC4_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC4_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC4_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC4_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC4_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC4_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC4_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC4_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC4_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC4_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC4_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC4_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC4_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC4_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC4_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC4_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC4_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC4_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC4_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC4_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC4_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC4_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC4_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC4_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC4_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC4_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC4_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC4_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC4_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC4_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC4_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC4_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC4_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC4_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC4_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC4_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC4_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC4_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC4_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC4_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC4_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC4_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC4_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC4_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC4_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC4_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC4_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC4_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC4_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC4_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC4_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC4_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC4_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC4_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC4_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC4_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC4_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC4_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC4_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC4_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC4_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC4_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC4_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC4_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC4_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC4_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC4_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC4_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC4_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC4_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC4_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC4_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC4_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC4_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC4_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC4_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC4_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC4_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC4_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC4_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC4_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC4_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC4_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC4_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC4_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC4_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC4_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC4_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC4_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC4_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC4_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC4_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC4_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC4_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC4_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC4_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC4_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC4_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC4_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC4_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC4_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC4_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC4_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC4_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC4_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC4_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC4_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC4_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC4_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC4_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC4_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC4_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC4_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC4_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC4_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC4_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC4_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC4_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC4_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC4_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC4_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC4_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC4_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC4_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC4_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC4_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC4_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC4_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC4_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC4_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC4_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC4_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC4_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC4_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC4_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC4_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC4_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC4_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC4_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC4_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC4_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC4_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC4_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC4_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC4_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC4_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC4_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC4_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC4_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC4_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC4_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC4_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC4_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC4_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC4_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC4_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC4_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC4_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC4_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC4_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC4_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC4_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC4_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC4_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC4_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC4_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC4_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC4_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC4_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC4_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC4_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC4_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC4_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC4_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC4_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC4_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC4_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC4_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC4_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC4_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC4_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC4_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC4_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC4_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC4_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC4_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC4_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC4_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC4_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC4_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC4_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC4_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC4_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC4_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC4_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC4_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC4_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC4_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC4_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC4_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC4_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC4_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC4_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC4_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC4_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC4_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC4_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC4_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC4_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC4_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC4_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC4_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC4_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC4_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC4_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC4_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC4_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC4_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC4_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC4_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC4_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC4_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC4_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC4_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC4_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC4_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC4_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC4_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC4_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC4_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC4_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC4_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC4_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC4_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC4_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC4_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC4_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC4_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC4_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC4_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC4_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC4_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC4_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC4_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC4_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC4_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC4_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC4_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC4_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC4_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC4_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC4_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC4_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC4_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC4_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC4_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC4_51_RKNEN49_MASK)
/*! @} */

/*! @name FHCFG5 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG5_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG5_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG5_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG5_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG5_FHIDEN_SHIFT)) & C_VFCCU_FHCFG5_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS5 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS5_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS5_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS5_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS5_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS5_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS5_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS5_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS5_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS5_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS5_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS5_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS5_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC50 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC50_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC50_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC50_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN0_SHIFT)) & C_VFCCU_FHFLTENC50_EN0_MASK)

#define C_VFCCU_FHFLTENC50_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC50_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC50_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN1_SHIFT)) & C_VFCCU_FHFLTENC50_EN1_MASK)

#define C_VFCCU_FHFLTENC50_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC50_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC50_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN2_SHIFT)) & C_VFCCU_FHFLTENC50_EN2_MASK)

#define C_VFCCU_FHFLTENC50_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC50_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC50_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN3_SHIFT)) & C_VFCCU_FHFLTENC50_EN3_MASK)

#define C_VFCCU_FHFLTENC50_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC50_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC50_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN4_SHIFT)) & C_VFCCU_FHFLTENC50_EN4_MASK)

#define C_VFCCU_FHFLTENC50_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC50_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC50_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN5_SHIFT)) & C_VFCCU_FHFLTENC50_EN5_MASK)

#define C_VFCCU_FHFLTENC50_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC50_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC50_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN6_SHIFT)) & C_VFCCU_FHFLTENC50_EN6_MASK)

#define C_VFCCU_FHFLTENC50_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC50_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC50_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN7_SHIFT)) & C_VFCCU_FHFLTENC50_EN7_MASK)

#define C_VFCCU_FHFLTENC50_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC50_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC50_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN8_SHIFT)) & C_VFCCU_FHFLTENC50_EN8_MASK)

#define C_VFCCU_FHFLTENC50_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC50_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC50_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC50_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN9_SHIFT)) & C_VFCCU_FHFLTENC50_EN9_MASK)

#define C_VFCCU_FHFLTENC50_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC50_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC50_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN10_SHIFT)) & C_VFCCU_FHFLTENC50_EN10_MASK)

#define C_VFCCU_FHFLTENC50_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC50_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC50_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN11_SHIFT)) & C_VFCCU_FHFLTENC50_EN11_MASK)

#define C_VFCCU_FHFLTENC50_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC50_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC50_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN12_SHIFT)) & C_VFCCU_FHFLTENC50_EN12_MASK)

#define C_VFCCU_FHFLTENC50_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC50_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC50_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN13_SHIFT)) & C_VFCCU_FHFLTENC50_EN13_MASK)

#define C_VFCCU_FHFLTENC50_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC50_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC50_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN14_SHIFT)) & C_VFCCU_FHFLTENC50_EN14_MASK)

#define C_VFCCU_FHFLTENC50_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC50_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC50_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN15_SHIFT)) & C_VFCCU_FHFLTENC50_EN15_MASK)

#define C_VFCCU_FHFLTENC50_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC50_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC50_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN16_SHIFT)) & C_VFCCU_FHFLTENC50_EN16_MASK)

#define C_VFCCU_FHFLTENC50_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC50_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC50_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN17_SHIFT)) & C_VFCCU_FHFLTENC50_EN17_MASK)

#define C_VFCCU_FHFLTENC50_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC50_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC50_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN18_SHIFT)) & C_VFCCU_FHFLTENC50_EN18_MASK)

#define C_VFCCU_FHFLTENC50_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC50_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC50_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN19_SHIFT)) & C_VFCCU_FHFLTENC50_EN19_MASK)

#define C_VFCCU_FHFLTENC50_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC50_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC50_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN20_SHIFT)) & C_VFCCU_FHFLTENC50_EN20_MASK)

#define C_VFCCU_FHFLTENC50_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC50_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC50_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN21_SHIFT)) & C_VFCCU_FHFLTENC50_EN21_MASK)

#define C_VFCCU_FHFLTENC50_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC50_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC50_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN22_SHIFT)) & C_VFCCU_FHFLTENC50_EN22_MASK)

#define C_VFCCU_FHFLTENC50_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC50_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC50_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN23_SHIFT)) & C_VFCCU_FHFLTENC50_EN23_MASK)

#define C_VFCCU_FHFLTENC50_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC50_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC50_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN24_SHIFT)) & C_VFCCU_FHFLTENC50_EN24_MASK)

#define C_VFCCU_FHFLTENC50_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC50_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC50_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN25_SHIFT)) & C_VFCCU_FHFLTENC50_EN25_MASK)

#define C_VFCCU_FHFLTENC50_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC50_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC50_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN26_SHIFT)) & C_VFCCU_FHFLTENC50_EN26_MASK)

#define C_VFCCU_FHFLTENC50_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC50_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC50_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN27_SHIFT)) & C_VFCCU_FHFLTENC50_EN27_MASK)

#define C_VFCCU_FHFLTENC50_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC50_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC50_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN28_SHIFT)) & C_VFCCU_FHFLTENC50_EN28_MASK)

#define C_VFCCU_FHFLTENC50_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC50_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC50_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN29_SHIFT)) & C_VFCCU_FHFLTENC50_EN29_MASK)

#define C_VFCCU_FHFLTENC50_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC50_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC50_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN30_SHIFT)) & C_VFCCU_FHFLTENC50_EN30_MASK)

#define C_VFCCU_FHFLTENC50_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC50_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC50_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC50_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC50_EN31_SHIFT)) & C_VFCCU_FHFLTENC50_EN31_MASK)
/*! @} */

/*! @name FHFLTENC51 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC51_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC51_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC51_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN32_SHIFT)) & C_VFCCU_FHFLTENC51_EN32_MASK)

#define C_VFCCU_FHFLTENC51_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC51_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC51_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN33_SHIFT)) & C_VFCCU_FHFLTENC51_EN33_MASK)

#define C_VFCCU_FHFLTENC51_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC51_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC51_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN34_SHIFT)) & C_VFCCU_FHFLTENC51_EN34_MASK)

#define C_VFCCU_FHFLTENC51_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC51_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC51_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN35_SHIFT)) & C_VFCCU_FHFLTENC51_EN35_MASK)

#define C_VFCCU_FHFLTENC51_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC51_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC51_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN36_SHIFT)) & C_VFCCU_FHFLTENC51_EN36_MASK)

#define C_VFCCU_FHFLTENC51_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC51_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC51_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN37_SHIFT)) & C_VFCCU_FHFLTENC51_EN37_MASK)

#define C_VFCCU_FHFLTENC51_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC51_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC51_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN38_SHIFT)) & C_VFCCU_FHFLTENC51_EN38_MASK)

#define C_VFCCU_FHFLTENC51_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC51_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC51_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN39_SHIFT)) & C_VFCCU_FHFLTENC51_EN39_MASK)

#define C_VFCCU_FHFLTENC51_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC51_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC51_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN40_SHIFT)) & C_VFCCU_FHFLTENC51_EN40_MASK)

#define C_VFCCU_FHFLTENC51_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC51_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC51_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN41_SHIFT)) & C_VFCCU_FHFLTENC51_EN41_MASK)

#define C_VFCCU_FHFLTENC51_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC51_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC51_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN42_SHIFT)) & C_VFCCU_FHFLTENC51_EN42_MASK)

#define C_VFCCU_FHFLTENC51_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC51_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC51_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN43_SHIFT)) & C_VFCCU_FHFLTENC51_EN43_MASK)

#define C_VFCCU_FHFLTENC51_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC51_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC51_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN44_SHIFT)) & C_VFCCU_FHFLTENC51_EN44_MASK)

#define C_VFCCU_FHFLTENC51_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC51_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC51_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN45_SHIFT)) & C_VFCCU_FHFLTENC51_EN45_MASK)

#define C_VFCCU_FHFLTENC51_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC51_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC51_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN46_SHIFT)) & C_VFCCU_FHFLTENC51_EN46_MASK)

#define C_VFCCU_FHFLTENC51_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC51_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC51_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN47_SHIFT)) & C_VFCCU_FHFLTENC51_EN47_MASK)

#define C_VFCCU_FHFLTENC51_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC51_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC51_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN48_SHIFT)) & C_VFCCU_FHFLTENC51_EN48_MASK)

#define C_VFCCU_FHFLTENC51_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC51_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC51_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN49_SHIFT)) & C_VFCCU_FHFLTENC51_EN49_MASK)

#define C_VFCCU_FHFLTENC51_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC51_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC51_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN50_SHIFT)) & C_VFCCU_FHFLTENC51_EN50_MASK)

#define C_VFCCU_FHFLTENC51_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC51_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC51_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN51_SHIFT)) & C_VFCCU_FHFLTENC51_EN51_MASK)

#define C_VFCCU_FHFLTENC51_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC51_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC51_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN52_SHIFT)) & C_VFCCU_FHFLTENC51_EN52_MASK)

#define C_VFCCU_FHFLTENC51_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC51_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC51_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN53_SHIFT)) & C_VFCCU_FHFLTENC51_EN53_MASK)

#define C_VFCCU_FHFLTENC51_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC51_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC51_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN54_SHIFT)) & C_VFCCU_FHFLTENC51_EN54_MASK)

#define C_VFCCU_FHFLTENC51_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC51_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC51_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN55_SHIFT)) & C_VFCCU_FHFLTENC51_EN55_MASK)

#define C_VFCCU_FHFLTENC51_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC51_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC51_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN56_SHIFT)) & C_VFCCU_FHFLTENC51_EN56_MASK)

#define C_VFCCU_FHFLTENC51_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC51_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC51_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN57_SHIFT)) & C_VFCCU_FHFLTENC51_EN57_MASK)

#define C_VFCCU_FHFLTENC51_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC51_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC51_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN58_SHIFT)) & C_VFCCU_FHFLTENC51_EN58_MASK)

#define C_VFCCU_FHFLTENC51_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC51_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC51_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN59_SHIFT)) & C_VFCCU_FHFLTENC51_EN59_MASK)

#define C_VFCCU_FHFLTENC51_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC51_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC51_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN60_SHIFT)) & C_VFCCU_FHFLTENC51_EN60_MASK)

#define C_VFCCU_FHFLTENC51_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC51_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC51_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN61_SHIFT)) & C_VFCCU_FHFLTENC51_EN61_MASK)

#define C_VFCCU_FHFLTENC51_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC51_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC51_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN62_SHIFT)) & C_VFCCU_FHFLTENC51_EN62_MASK)

#define C_VFCCU_FHFLTENC51_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC51_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC51_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC51_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC51_EN63_SHIFT)) & C_VFCCU_FHFLTENC51_EN63_MASK)
/*! @} */

/*! @name FHFLTENC52 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC52_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC52_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC52_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC52_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC52_EN64_SHIFT)) & C_VFCCU_FHFLTENC52_EN64_MASK)

#define C_VFCCU_FHFLTENC52_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC52_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC52_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC52_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC52_EN65_SHIFT)) & C_VFCCU_FHFLTENC52_EN65_MASK)
/*! @} */

/*! @name FHFLTS50 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS50_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS50_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS50_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT0_SHIFT)) & C_VFCCU_FHFLTS50_STAT0_MASK)

#define C_VFCCU_FHFLTS50_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS50_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS50_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT1_SHIFT)) & C_VFCCU_FHFLTS50_STAT1_MASK)

#define C_VFCCU_FHFLTS50_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS50_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS50_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT2_SHIFT)) & C_VFCCU_FHFLTS50_STAT2_MASK)

#define C_VFCCU_FHFLTS50_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS50_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS50_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT3_SHIFT)) & C_VFCCU_FHFLTS50_STAT3_MASK)

#define C_VFCCU_FHFLTS50_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS50_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS50_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT4_SHIFT)) & C_VFCCU_FHFLTS50_STAT4_MASK)

#define C_VFCCU_FHFLTS50_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS50_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS50_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT5_SHIFT)) & C_VFCCU_FHFLTS50_STAT5_MASK)

#define C_VFCCU_FHFLTS50_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS50_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS50_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT6_SHIFT)) & C_VFCCU_FHFLTS50_STAT6_MASK)

#define C_VFCCU_FHFLTS50_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS50_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS50_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT7_SHIFT)) & C_VFCCU_FHFLTS50_STAT7_MASK)

#define C_VFCCU_FHFLTS50_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS50_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS50_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT8_SHIFT)) & C_VFCCU_FHFLTS50_STAT8_MASK)

#define C_VFCCU_FHFLTS50_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS50_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS50_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS50_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT9_SHIFT)) & C_VFCCU_FHFLTS50_STAT9_MASK)

#define C_VFCCU_FHFLTS50_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS50_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS50_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT10_SHIFT)) & C_VFCCU_FHFLTS50_STAT10_MASK)

#define C_VFCCU_FHFLTS50_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS50_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS50_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT11_SHIFT)) & C_VFCCU_FHFLTS50_STAT11_MASK)

#define C_VFCCU_FHFLTS50_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS50_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS50_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT12_SHIFT)) & C_VFCCU_FHFLTS50_STAT12_MASK)

#define C_VFCCU_FHFLTS50_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS50_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS50_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT13_SHIFT)) & C_VFCCU_FHFLTS50_STAT13_MASK)

#define C_VFCCU_FHFLTS50_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS50_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS50_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT14_SHIFT)) & C_VFCCU_FHFLTS50_STAT14_MASK)

#define C_VFCCU_FHFLTS50_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS50_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS50_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT15_SHIFT)) & C_VFCCU_FHFLTS50_STAT15_MASK)

#define C_VFCCU_FHFLTS50_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS50_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS50_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT16_SHIFT)) & C_VFCCU_FHFLTS50_STAT16_MASK)

#define C_VFCCU_FHFLTS50_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS50_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS50_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT17_SHIFT)) & C_VFCCU_FHFLTS50_STAT17_MASK)

#define C_VFCCU_FHFLTS50_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS50_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS50_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT18_SHIFT)) & C_VFCCU_FHFLTS50_STAT18_MASK)

#define C_VFCCU_FHFLTS50_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS50_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS50_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT19_SHIFT)) & C_VFCCU_FHFLTS50_STAT19_MASK)

#define C_VFCCU_FHFLTS50_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS50_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS50_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT20_SHIFT)) & C_VFCCU_FHFLTS50_STAT20_MASK)

#define C_VFCCU_FHFLTS50_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS50_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS50_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT21_SHIFT)) & C_VFCCU_FHFLTS50_STAT21_MASK)

#define C_VFCCU_FHFLTS50_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS50_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS50_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT22_SHIFT)) & C_VFCCU_FHFLTS50_STAT22_MASK)

#define C_VFCCU_FHFLTS50_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS50_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS50_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT23_SHIFT)) & C_VFCCU_FHFLTS50_STAT23_MASK)

#define C_VFCCU_FHFLTS50_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS50_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS50_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT24_SHIFT)) & C_VFCCU_FHFLTS50_STAT24_MASK)

#define C_VFCCU_FHFLTS50_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS50_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS50_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT25_SHIFT)) & C_VFCCU_FHFLTS50_STAT25_MASK)

#define C_VFCCU_FHFLTS50_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS50_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS50_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT26_SHIFT)) & C_VFCCU_FHFLTS50_STAT26_MASK)

#define C_VFCCU_FHFLTS50_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS50_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS50_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT27_SHIFT)) & C_VFCCU_FHFLTS50_STAT27_MASK)

#define C_VFCCU_FHFLTS50_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS50_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS50_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT28_SHIFT)) & C_VFCCU_FHFLTS50_STAT28_MASK)

#define C_VFCCU_FHFLTS50_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS50_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS50_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT29_SHIFT)) & C_VFCCU_FHFLTS50_STAT29_MASK)

#define C_VFCCU_FHFLTS50_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS50_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS50_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT30_SHIFT)) & C_VFCCU_FHFLTS50_STAT30_MASK)

#define C_VFCCU_FHFLTS50_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS50_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS50_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS50_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS50_STAT31_SHIFT)) & C_VFCCU_FHFLTS50_STAT31_MASK)
/*! @} */

/*! @name FHFLTS51 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS51_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS51_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS51_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT32_SHIFT)) & C_VFCCU_FHFLTS51_STAT32_MASK)

#define C_VFCCU_FHFLTS51_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS51_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS51_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT33_SHIFT)) & C_VFCCU_FHFLTS51_STAT33_MASK)

#define C_VFCCU_FHFLTS51_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS51_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS51_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT34_SHIFT)) & C_VFCCU_FHFLTS51_STAT34_MASK)

#define C_VFCCU_FHFLTS51_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS51_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS51_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT35_SHIFT)) & C_VFCCU_FHFLTS51_STAT35_MASK)

#define C_VFCCU_FHFLTS51_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS51_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS51_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT36_SHIFT)) & C_VFCCU_FHFLTS51_STAT36_MASK)

#define C_VFCCU_FHFLTS51_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS51_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS51_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT37_SHIFT)) & C_VFCCU_FHFLTS51_STAT37_MASK)

#define C_VFCCU_FHFLTS51_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS51_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS51_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT38_SHIFT)) & C_VFCCU_FHFLTS51_STAT38_MASK)

#define C_VFCCU_FHFLTS51_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS51_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS51_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT39_SHIFT)) & C_VFCCU_FHFLTS51_STAT39_MASK)

#define C_VFCCU_FHFLTS51_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS51_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS51_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT40_SHIFT)) & C_VFCCU_FHFLTS51_STAT40_MASK)

#define C_VFCCU_FHFLTS51_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS51_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS51_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT41_SHIFT)) & C_VFCCU_FHFLTS51_STAT41_MASK)

#define C_VFCCU_FHFLTS51_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS51_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS51_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT42_SHIFT)) & C_VFCCU_FHFLTS51_STAT42_MASK)

#define C_VFCCU_FHFLTS51_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS51_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS51_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT43_SHIFT)) & C_VFCCU_FHFLTS51_STAT43_MASK)

#define C_VFCCU_FHFLTS51_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS51_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS51_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT44_SHIFT)) & C_VFCCU_FHFLTS51_STAT44_MASK)

#define C_VFCCU_FHFLTS51_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS51_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS51_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT45_SHIFT)) & C_VFCCU_FHFLTS51_STAT45_MASK)

#define C_VFCCU_FHFLTS51_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS51_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS51_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT46_SHIFT)) & C_VFCCU_FHFLTS51_STAT46_MASK)

#define C_VFCCU_FHFLTS51_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS51_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS51_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT47_SHIFT)) & C_VFCCU_FHFLTS51_STAT47_MASK)

#define C_VFCCU_FHFLTS51_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS51_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS51_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT48_SHIFT)) & C_VFCCU_FHFLTS51_STAT48_MASK)

#define C_VFCCU_FHFLTS51_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS51_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS51_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT49_SHIFT)) & C_VFCCU_FHFLTS51_STAT49_MASK)

#define C_VFCCU_FHFLTS51_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS51_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS51_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT50_SHIFT)) & C_VFCCU_FHFLTS51_STAT50_MASK)

#define C_VFCCU_FHFLTS51_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS51_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS51_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT51_SHIFT)) & C_VFCCU_FHFLTS51_STAT51_MASK)

#define C_VFCCU_FHFLTS51_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS51_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS51_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT52_SHIFT)) & C_VFCCU_FHFLTS51_STAT52_MASK)

#define C_VFCCU_FHFLTS51_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS51_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS51_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT53_SHIFT)) & C_VFCCU_FHFLTS51_STAT53_MASK)

#define C_VFCCU_FHFLTS51_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS51_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS51_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT54_SHIFT)) & C_VFCCU_FHFLTS51_STAT54_MASK)

#define C_VFCCU_FHFLTS51_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS51_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS51_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT55_SHIFT)) & C_VFCCU_FHFLTS51_STAT55_MASK)

#define C_VFCCU_FHFLTS51_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS51_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS51_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT56_SHIFT)) & C_VFCCU_FHFLTS51_STAT56_MASK)

#define C_VFCCU_FHFLTS51_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS51_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS51_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT57_SHIFT)) & C_VFCCU_FHFLTS51_STAT57_MASK)

#define C_VFCCU_FHFLTS51_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS51_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS51_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT58_SHIFT)) & C_VFCCU_FHFLTS51_STAT58_MASK)

#define C_VFCCU_FHFLTS51_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS51_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS51_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT59_SHIFT)) & C_VFCCU_FHFLTS51_STAT59_MASK)

#define C_VFCCU_FHFLTS51_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS51_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS51_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT60_SHIFT)) & C_VFCCU_FHFLTS51_STAT60_MASK)

#define C_VFCCU_FHFLTS51_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS51_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS51_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT61_SHIFT)) & C_VFCCU_FHFLTS51_STAT61_MASK)

#define C_VFCCU_FHFLTS51_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS51_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS51_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT62_SHIFT)) & C_VFCCU_FHFLTS51_STAT62_MASK)

#define C_VFCCU_FHFLTS51_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS51_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS51_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS51_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS51_STAT63_SHIFT)) & C_VFCCU_FHFLTS51_STAT63_MASK)
/*! @} */

/*! @name FHFLTS52 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS52_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS52_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS52_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS52_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS52_STAT64_SHIFT)) & C_VFCCU_FHFLTS52_STAT64_MASK)

#define C_VFCCU_FHFLTS52_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS52_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS52_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS52_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS52_STAT65_SHIFT)) & C_VFCCU_FHFLTS52_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC50 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC50_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC50_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC50_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC50_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC50_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC50_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC50_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC50_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC50_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC50_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC50_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC50_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC50_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC50_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC50_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC50_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC50_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC50_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC50_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC50_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC50_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC50_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC50_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC50_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC50_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC50_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC50_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC51 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC51_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC51_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC51_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC51_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC51_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC51_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC51_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC51_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC51_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC51_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC51_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC51_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC51_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC51_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC51_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC51_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC51_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC51_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC51_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC51_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC51_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC51_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC51_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC51_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC51_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC51_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC51_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC52 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC52_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC52_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC52_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC52_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC52_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC52_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC52_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC52_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC52_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC52_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC52_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC52_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC52_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC52_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC52_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC52_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC52_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC52_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC52_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC52_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC52_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC52_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC52_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC52_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC52_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC52_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC52_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC53 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC53_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC53_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC53_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC53_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC53_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC53_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC53_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC53_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC53_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC53_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC53_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC53_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC53_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC53_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC53_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC53_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC53_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC53_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC53_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC53_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC53_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC53_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC53_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC53_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC53_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC53_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC53_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC54 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC54_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC54_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC54_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC54_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC54_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC54_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC54_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC54_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC54_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC54_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC54_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC54_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC54_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC54_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC54_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC54_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC54_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC54_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC54_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC54_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC54_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC54_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC54_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC54_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC54_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC54_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC54_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC55 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC55_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC55_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC55_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC55_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC55_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC55_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC55_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC55_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC55_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC55_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC55_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC55_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC55_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC55_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC55_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC55_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC55_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC55_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC55_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC55_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC55_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC55_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC55_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC55_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC55_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC55_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC55_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC56 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC56_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC56_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC56_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC56_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC56_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC56_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC56_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC56_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC56_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC56_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC56_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC56_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC56_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC56_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC56_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC56_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC56_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC56_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC56_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC56_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC56_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC56_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC56_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC56_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC56_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC56_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC56_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC57 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC57_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC57_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC57_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC57_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC57_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC57_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC57_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC57_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC57_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC57_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC57_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC57_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC57_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC57_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC57_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC57_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC57_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC57_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC57_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC57_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC57_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC57_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC57_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC57_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC57_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC57_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC57_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC58 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC58_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC58_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC58_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC58_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC58_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC58_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC58_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC58_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC58_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC58_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC58_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC58_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC5_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC5_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC5_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC5_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC5_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC5_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC5_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC5_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC5_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC5_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC5_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC5_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC5_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC5_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC5_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC5_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC5_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC5_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC5_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC5_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC5_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC5_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC5_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC5_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC5_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC5_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC5_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC5_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC5_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC5_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC5_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC5_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC5_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC5_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC5_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC5_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC5_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC5_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC5_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC5_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC5_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC5_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC5_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC5_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC5_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC5_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC5_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC5_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC5_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC5_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC5_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC5_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC5_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC5_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC5_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC5_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC5_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC5_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC5_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC5_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC5_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC5_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC5_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC5_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC5_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC5_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC5_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC5_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC5_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC5_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC5_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC5_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC5_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC5_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC5_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC5_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC5_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC5_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC5_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC5_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC5_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC5_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC5_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC5_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC5_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC5_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC5_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC5_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC5_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC5_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC5_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC5_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC5_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC5_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC5_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC5_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC5_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC5_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC5_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC5_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC5_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC5_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC5_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC5_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC5_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC5_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC5_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC5_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC5_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC5_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC5_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC5_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC5_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC5_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC5_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC5_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC5_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC5_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC5_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC5_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC5_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC5_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC5_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC5_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC5_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC5_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC5_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC5_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC5_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC5_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC5_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC5_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC5_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC5_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC5_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC5_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC5_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC5_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC5_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC5_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC5_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC5_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC5_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC5_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC5_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC5_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC5_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC5_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC5_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC5_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC5_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC5_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC5_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC5_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC5_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC5_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC5_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC5_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC5_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC5_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC5_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC5_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC5_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC5_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC5_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC5_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC5_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC5_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC5_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC5_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC5_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC5_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC5_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC5_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC5_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC5_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC5_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC5_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC5_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC5_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC5_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC5_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC5_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC5_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC5_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC5_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC5_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC5_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC5_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC5_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC5_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC5_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC5_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC5_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC5_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC5_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC5_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC5_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC5_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC5_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC5_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC5_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC5_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC5_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC5_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC5_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC5_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC5_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC5_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC5_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC5_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC5_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC5_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC5_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC5_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC5_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC5_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC5_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC5_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC5_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC5_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC5_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC5_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC5_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC5_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC5_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC5_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC5_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC5_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC5_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC5_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC5_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC5_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC5_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC5_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC5_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC5_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC5_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC5_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC5_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC5_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC5_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC5_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC5_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC5_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC5_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC5_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC5_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC5_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC5_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC5_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC5_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC5_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC5_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC5_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC5_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC5_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC5_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC5_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC5_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC5_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC5_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC5_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC5_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC5_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC5_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC5_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC5_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC5_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC5_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC5_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC5_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC5_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC5_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC5_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC5_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC5_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC5_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC5_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC5_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC5_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC5_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC5_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC5_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC5_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC5_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC5_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC5_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC5_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC5_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC5_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC5_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC5_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC5_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC5_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC5_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC5_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC5_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC5_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC5_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC5_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC5_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC5_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC5_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC5_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC5_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC5_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC5_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC5_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC5_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC5_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC5_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC5_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC5_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC5_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC5_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC5_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC5_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC5_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC5_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC5_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC5_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC5_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC5_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC5_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC5_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC5_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC5_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC5_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC5_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC5_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC5_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC5_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC5_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC5_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC5_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC5_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC5_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC5_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC5_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC5_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC5_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC5_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC5_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC5_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC5_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC5_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC5_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC5_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC5_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC5_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC5_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC5_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC5_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC5_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC5_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC5_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC5_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC5_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC5_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC5_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC5_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC5_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC5_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC5_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC5_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC5_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC5_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC5_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC5_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC5_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC5_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC5_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC5_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC5_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC5_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC5_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC5_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC5_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC5_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC5_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC5_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC5_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC5_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC5_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC5_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC5_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC5_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC5_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC5_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC5_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC5_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC5_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC5_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC5_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC5_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC5_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC5_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC5_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC5_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC5_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC5_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC5_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC5_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC5_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC5_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC5_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC5_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC5_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC5_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC5_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC5_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC5_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC5_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC5_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC5_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC5_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC5_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC5_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC5_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC5_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC5_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC5_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC5_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC5_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC5_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC5_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC5_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC5_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC5_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC5_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC5_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC5_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC5_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC5_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC5_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC5_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC5_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC5_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC5_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC5_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC5_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC5_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC5_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC5_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC5_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC5_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC5_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC5_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC5_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC5_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC5_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC5_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC5_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC5_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC5_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC5_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC5_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC5_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC5_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC5_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC5_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC5_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC5_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC5_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC5_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC5_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC5_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC5_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC5_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC5_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC5_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC5_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC5_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC5_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC5_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC5_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC5_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC5_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC5_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC5_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC5_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC5_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC5_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC5_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC5_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC5_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC5_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC5_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC5_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC5_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC5_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC5_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC5_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC5_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC5_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC5_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC5_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC5_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC5_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC5_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC5_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC5_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC5_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC5_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC5_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC5_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC5_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC5_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC5_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC5_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC5_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC5_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC5_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC5_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC5_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC5_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC5_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC5_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC5_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC5_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC5_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC5_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC5_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC5_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC5_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC5_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC5_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC5_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC5_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC5_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC5_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC5_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC5_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC5_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC5_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC5_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC5_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC5_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC5_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC5_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC5_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC5_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC5_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC5_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC5_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC5_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC5_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC5_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC5_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC5_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC5_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC5_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC5_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC5_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC5_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC5_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC5_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC5_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC5_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC5_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC5_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC5_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC5_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC5_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC5_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC5_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC5_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC5_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC5_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC5_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC5_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC5_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC5_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC5_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC5_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC5_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC5_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC5_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC5_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC5_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC5_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC5_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC5_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC5_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC5_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC5_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC5_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC5_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC5_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC5_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC5_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC5_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC5_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC5_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC5_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC5_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC5_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC5_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC5_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC5_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC5_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC5_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC5_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC5_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC5_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC5_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC5_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC5_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC5_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC5_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC5_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC5_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC5_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC5_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC5_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC5_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC5_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC5_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC5_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC5_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC5_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC5_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC5_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC5_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC5_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC5_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC5_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC5_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC5_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC5_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC5_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC5_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC5_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC5_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC5_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC5_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC5_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC5_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC5_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC5_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC5_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC5_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC5_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC5_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC5_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC5_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC5_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC5_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC5_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC5_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC5_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC5_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC5_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC5_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC5_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC5_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC5_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC5_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC5_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC5_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC5_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC5_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC5_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC5_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC5_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC5_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC5_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC5_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC5_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC5_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC5_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC5_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC5_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC5_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC5_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC5_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC5_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC5_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC5_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC5_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC5_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC5_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC5_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC5_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC5_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC5_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC5_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC5_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC5_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC5_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC5_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC5_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC5_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC5_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC5_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC5_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC5_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC5_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC5_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC5_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC5_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC5_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC5_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC5_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC5_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC5_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC5_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC5_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC5_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC5_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC5_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC5_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC5_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC5_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC5_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC5_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC5_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC5_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC5_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC5_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC5_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC5_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC5_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC5_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC5_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC5_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC5_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC5_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC5_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC5_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC5_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC5_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC5_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC5_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC5_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC5_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC5_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC5_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC5_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC5_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC5_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC5_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC5_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC5_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC5_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC5_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC5_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC5_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC5_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC5_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC5_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC5_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC5_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC5_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC5_51_RKNEN49_MASK)
/*! @} */

/*! @name FHCFG6 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG6_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG6_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG6_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG6_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG6_FHIDEN_SHIFT)) & C_VFCCU_FHCFG6_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS6 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS6_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS6_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS6_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS6_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS6_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS6_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS6_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS6_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS6_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS6_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS6_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS6_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC60 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC60_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC60_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC60_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN0_SHIFT)) & C_VFCCU_FHFLTENC60_EN0_MASK)

#define C_VFCCU_FHFLTENC60_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC60_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC60_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN1_SHIFT)) & C_VFCCU_FHFLTENC60_EN1_MASK)

#define C_VFCCU_FHFLTENC60_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC60_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC60_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN2_SHIFT)) & C_VFCCU_FHFLTENC60_EN2_MASK)

#define C_VFCCU_FHFLTENC60_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC60_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC60_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN3_SHIFT)) & C_VFCCU_FHFLTENC60_EN3_MASK)

#define C_VFCCU_FHFLTENC60_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC60_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC60_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN4_SHIFT)) & C_VFCCU_FHFLTENC60_EN4_MASK)

#define C_VFCCU_FHFLTENC60_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC60_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC60_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN5_SHIFT)) & C_VFCCU_FHFLTENC60_EN5_MASK)

#define C_VFCCU_FHFLTENC60_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC60_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC60_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN6_SHIFT)) & C_VFCCU_FHFLTENC60_EN6_MASK)

#define C_VFCCU_FHFLTENC60_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC60_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC60_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN7_SHIFT)) & C_VFCCU_FHFLTENC60_EN7_MASK)

#define C_VFCCU_FHFLTENC60_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC60_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC60_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN8_SHIFT)) & C_VFCCU_FHFLTENC60_EN8_MASK)

#define C_VFCCU_FHFLTENC60_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC60_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC60_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC60_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN9_SHIFT)) & C_VFCCU_FHFLTENC60_EN9_MASK)

#define C_VFCCU_FHFLTENC60_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC60_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC60_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN10_SHIFT)) & C_VFCCU_FHFLTENC60_EN10_MASK)

#define C_VFCCU_FHFLTENC60_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC60_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC60_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN11_SHIFT)) & C_VFCCU_FHFLTENC60_EN11_MASK)

#define C_VFCCU_FHFLTENC60_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC60_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC60_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN12_SHIFT)) & C_VFCCU_FHFLTENC60_EN12_MASK)

#define C_VFCCU_FHFLTENC60_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC60_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC60_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN13_SHIFT)) & C_VFCCU_FHFLTENC60_EN13_MASK)

#define C_VFCCU_FHFLTENC60_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC60_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC60_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN14_SHIFT)) & C_VFCCU_FHFLTENC60_EN14_MASK)

#define C_VFCCU_FHFLTENC60_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC60_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC60_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN15_SHIFT)) & C_VFCCU_FHFLTENC60_EN15_MASK)

#define C_VFCCU_FHFLTENC60_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC60_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC60_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN16_SHIFT)) & C_VFCCU_FHFLTENC60_EN16_MASK)

#define C_VFCCU_FHFLTENC60_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC60_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC60_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN17_SHIFT)) & C_VFCCU_FHFLTENC60_EN17_MASK)

#define C_VFCCU_FHFLTENC60_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC60_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC60_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN18_SHIFT)) & C_VFCCU_FHFLTENC60_EN18_MASK)

#define C_VFCCU_FHFLTENC60_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC60_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC60_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN19_SHIFT)) & C_VFCCU_FHFLTENC60_EN19_MASK)

#define C_VFCCU_FHFLTENC60_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC60_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC60_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN20_SHIFT)) & C_VFCCU_FHFLTENC60_EN20_MASK)

#define C_VFCCU_FHFLTENC60_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC60_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC60_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN21_SHIFT)) & C_VFCCU_FHFLTENC60_EN21_MASK)

#define C_VFCCU_FHFLTENC60_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC60_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC60_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN22_SHIFT)) & C_VFCCU_FHFLTENC60_EN22_MASK)

#define C_VFCCU_FHFLTENC60_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC60_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC60_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN23_SHIFT)) & C_VFCCU_FHFLTENC60_EN23_MASK)

#define C_VFCCU_FHFLTENC60_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC60_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC60_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN24_SHIFT)) & C_VFCCU_FHFLTENC60_EN24_MASK)

#define C_VFCCU_FHFLTENC60_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC60_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC60_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN25_SHIFT)) & C_VFCCU_FHFLTENC60_EN25_MASK)

#define C_VFCCU_FHFLTENC60_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC60_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC60_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN26_SHIFT)) & C_VFCCU_FHFLTENC60_EN26_MASK)

#define C_VFCCU_FHFLTENC60_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC60_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC60_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN27_SHIFT)) & C_VFCCU_FHFLTENC60_EN27_MASK)

#define C_VFCCU_FHFLTENC60_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC60_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC60_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN28_SHIFT)) & C_VFCCU_FHFLTENC60_EN28_MASK)

#define C_VFCCU_FHFLTENC60_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC60_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC60_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN29_SHIFT)) & C_VFCCU_FHFLTENC60_EN29_MASK)

#define C_VFCCU_FHFLTENC60_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC60_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC60_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN30_SHIFT)) & C_VFCCU_FHFLTENC60_EN30_MASK)

#define C_VFCCU_FHFLTENC60_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC60_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC60_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC60_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC60_EN31_SHIFT)) & C_VFCCU_FHFLTENC60_EN31_MASK)
/*! @} */

/*! @name FHFLTENC61 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC61_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC61_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC61_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN32_SHIFT)) & C_VFCCU_FHFLTENC61_EN32_MASK)

#define C_VFCCU_FHFLTENC61_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC61_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC61_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN33_SHIFT)) & C_VFCCU_FHFLTENC61_EN33_MASK)

#define C_VFCCU_FHFLTENC61_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC61_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC61_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN34_SHIFT)) & C_VFCCU_FHFLTENC61_EN34_MASK)

#define C_VFCCU_FHFLTENC61_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC61_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC61_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN35_SHIFT)) & C_VFCCU_FHFLTENC61_EN35_MASK)

#define C_VFCCU_FHFLTENC61_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC61_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC61_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN36_SHIFT)) & C_VFCCU_FHFLTENC61_EN36_MASK)

#define C_VFCCU_FHFLTENC61_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC61_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC61_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN37_SHIFT)) & C_VFCCU_FHFLTENC61_EN37_MASK)

#define C_VFCCU_FHFLTENC61_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC61_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC61_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN38_SHIFT)) & C_VFCCU_FHFLTENC61_EN38_MASK)

#define C_VFCCU_FHFLTENC61_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC61_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC61_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN39_SHIFT)) & C_VFCCU_FHFLTENC61_EN39_MASK)

#define C_VFCCU_FHFLTENC61_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC61_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC61_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN40_SHIFT)) & C_VFCCU_FHFLTENC61_EN40_MASK)

#define C_VFCCU_FHFLTENC61_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC61_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC61_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN41_SHIFT)) & C_VFCCU_FHFLTENC61_EN41_MASK)

#define C_VFCCU_FHFLTENC61_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC61_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC61_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN42_SHIFT)) & C_VFCCU_FHFLTENC61_EN42_MASK)

#define C_VFCCU_FHFLTENC61_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC61_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC61_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN43_SHIFT)) & C_VFCCU_FHFLTENC61_EN43_MASK)

#define C_VFCCU_FHFLTENC61_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC61_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC61_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN44_SHIFT)) & C_VFCCU_FHFLTENC61_EN44_MASK)

#define C_VFCCU_FHFLTENC61_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC61_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC61_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN45_SHIFT)) & C_VFCCU_FHFLTENC61_EN45_MASK)

#define C_VFCCU_FHFLTENC61_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC61_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC61_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN46_SHIFT)) & C_VFCCU_FHFLTENC61_EN46_MASK)

#define C_VFCCU_FHFLTENC61_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC61_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC61_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN47_SHIFT)) & C_VFCCU_FHFLTENC61_EN47_MASK)

#define C_VFCCU_FHFLTENC61_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC61_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC61_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN48_SHIFT)) & C_VFCCU_FHFLTENC61_EN48_MASK)

#define C_VFCCU_FHFLTENC61_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC61_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC61_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN49_SHIFT)) & C_VFCCU_FHFLTENC61_EN49_MASK)

#define C_VFCCU_FHFLTENC61_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC61_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC61_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN50_SHIFT)) & C_VFCCU_FHFLTENC61_EN50_MASK)

#define C_VFCCU_FHFLTENC61_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC61_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC61_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN51_SHIFT)) & C_VFCCU_FHFLTENC61_EN51_MASK)

#define C_VFCCU_FHFLTENC61_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC61_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC61_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN52_SHIFT)) & C_VFCCU_FHFLTENC61_EN52_MASK)

#define C_VFCCU_FHFLTENC61_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC61_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC61_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN53_SHIFT)) & C_VFCCU_FHFLTENC61_EN53_MASK)

#define C_VFCCU_FHFLTENC61_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC61_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC61_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN54_SHIFT)) & C_VFCCU_FHFLTENC61_EN54_MASK)

#define C_VFCCU_FHFLTENC61_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC61_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC61_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN55_SHIFT)) & C_VFCCU_FHFLTENC61_EN55_MASK)

#define C_VFCCU_FHFLTENC61_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC61_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC61_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN56_SHIFT)) & C_VFCCU_FHFLTENC61_EN56_MASK)

#define C_VFCCU_FHFLTENC61_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC61_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC61_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN57_SHIFT)) & C_VFCCU_FHFLTENC61_EN57_MASK)

#define C_VFCCU_FHFLTENC61_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC61_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC61_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN58_SHIFT)) & C_VFCCU_FHFLTENC61_EN58_MASK)

#define C_VFCCU_FHFLTENC61_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC61_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC61_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN59_SHIFT)) & C_VFCCU_FHFLTENC61_EN59_MASK)

#define C_VFCCU_FHFLTENC61_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC61_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC61_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN60_SHIFT)) & C_VFCCU_FHFLTENC61_EN60_MASK)

#define C_VFCCU_FHFLTENC61_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC61_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC61_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN61_SHIFT)) & C_VFCCU_FHFLTENC61_EN61_MASK)

#define C_VFCCU_FHFLTENC61_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC61_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC61_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN62_SHIFT)) & C_VFCCU_FHFLTENC61_EN62_MASK)

#define C_VFCCU_FHFLTENC61_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC61_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC61_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC61_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC61_EN63_SHIFT)) & C_VFCCU_FHFLTENC61_EN63_MASK)
/*! @} */

/*! @name FHFLTENC62 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC62_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC62_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC62_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC62_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC62_EN64_SHIFT)) & C_VFCCU_FHFLTENC62_EN64_MASK)

#define C_VFCCU_FHFLTENC62_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC62_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC62_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC62_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC62_EN65_SHIFT)) & C_VFCCU_FHFLTENC62_EN65_MASK)
/*! @} */

/*! @name FHFLTS60 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS60_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS60_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS60_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT0_SHIFT)) & C_VFCCU_FHFLTS60_STAT0_MASK)

#define C_VFCCU_FHFLTS60_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS60_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS60_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT1_SHIFT)) & C_VFCCU_FHFLTS60_STAT1_MASK)

#define C_VFCCU_FHFLTS60_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS60_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS60_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT2_SHIFT)) & C_VFCCU_FHFLTS60_STAT2_MASK)

#define C_VFCCU_FHFLTS60_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS60_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS60_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT3_SHIFT)) & C_VFCCU_FHFLTS60_STAT3_MASK)

#define C_VFCCU_FHFLTS60_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS60_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS60_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT4_SHIFT)) & C_VFCCU_FHFLTS60_STAT4_MASK)

#define C_VFCCU_FHFLTS60_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS60_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS60_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT5_SHIFT)) & C_VFCCU_FHFLTS60_STAT5_MASK)

#define C_VFCCU_FHFLTS60_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS60_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS60_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT6_SHIFT)) & C_VFCCU_FHFLTS60_STAT6_MASK)

#define C_VFCCU_FHFLTS60_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS60_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS60_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT7_SHIFT)) & C_VFCCU_FHFLTS60_STAT7_MASK)

#define C_VFCCU_FHFLTS60_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS60_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS60_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT8_SHIFT)) & C_VFCCU_FHFLTS60_STAT8_MASK)

#define C_VFCCU_FHFLTS60_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS60_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS60_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS60_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT9_SHIFT)) & C_VFCCU_FHFLTS60_STAT9_MASK)

#define C_VFCCU_FHFLTS60_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS60_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS60_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT10_SHIFT)) & C_VFCCU_FHFLTS60_STAT10_MASK)

#define C_VFCCU_FHFLTS60_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS60_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS60_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT11_SHIFT)) & C_VFCCU_FHFLTS60_STAT11_MASK)

#define C_VFCCU_FHFLTS60_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS60_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS60_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT12_SHIFT)) & C_VFCCU_FHFLTS60_STAT12_MASK)

#define C_VFCCU_FHFLTS60_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS60_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS60_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT13_SHIFT)) & C_VFCCU_FHFLTS60_STAT13_MASK)

#define C_VFCCU_FHFLTS60_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS60_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS60_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT14_SHIFT)) & C_VFCCU_FHFLTS60_STAT14_MASK)

#define C_VFCCU_FHFLTS60_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS60_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS60_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT15_SHIFT)) & C_VFCCU_FHFLTS60_STAT15_MASK)

#define C_VFCCU_FHFLTS60_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS60_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS60_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT16_SHIFT)) & C_VFCCU_FHFLTS60_STAT16_MASK)

#define C_VFCCU_FHFLTS60_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS60_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS60_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT17_SHIFT)) & C_VFCCU_FHFLTS60_STAT17_MASK)

#define C_VFCCU_FHFLTS60_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS60_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS60_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT18_SHIFT)) & C_VFCCU_FHFLTS60_STAT18_MASK)

#define C_VFCCU_FHFLTS60_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS60_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS60_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT19_SHIFT)) & C_VFCCU_FHFLTS60_STAT19_MASK)

#define C_VFCCU_FHFLTS60_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS60_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS60_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT20_SHIFT)) & C_VFCCU_FHFLTS60_STAT20_MASK)

#define C_VFCCU_FHFLTS60_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS60_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS60_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT21_SHIFT)) & C_VFCCU_FHFLTS60_STAT21_MASK)

#define C_VFCCU_FHFLTS60_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS60_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS60_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT22_SHIFT)) & C_VFCCU_FHFLTS60_STAT22_MASK)

#define C_VFCCU_FHFLTS60_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS60_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS60_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT23_SHIFT)) & C_VFCCU_FHFLTS60_STAT23_MASK)

#define C_VFCCU_FHFLTS60_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS60_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS60_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT24_SHIFT)) & C_VFCCU_FHFLTS60_STAT24_MASK)

#define C_VFCCU_FHFLTS60_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS60_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS60_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT25_SHIFT)) & C_VFCCU_FHFLTS60_STAT25_MASK)

#define C_VFCCU_FHFLTS60_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS60_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS60_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT26_SHIFT)) & C_VFCCU_FHFLTS60_STAT26_MASK)

#define C_VFCCU_FHFLTS60_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS60_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS60_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT27_SHIFT)) & C_VFCCU_FHFLTS60_STAT27_MASK)

#define C_VFCCU_FHFLTS60_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS60_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS60_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT28_SHIFT)) & C_VFCCU_FHFLTS60_STAT28_MASK)

#define C_VFCCU_FHFLTS60_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS60_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS60_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT29_SHIFT)) & C_VFCCU_FHFLTS60_STAT29_MASK)

#define C_VFCCU_FHFLTS60_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS60_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS60_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT30_SHIFT)) & C_VFCCU_FHFLTS60_STAT30_MASK)

#define C_VFCCU_FHFLTS60_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS60_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS60_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS60_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS60_STAT31_SHIFT)) & C_VFCCU_FHFLTS60_STAT31_MASK)
/*! @} */

/*! @name FHFLTS61 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS61_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS61_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS61_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT32_SHIFT)) & C_VFCCU_FHFLTS61_STAT32_MASK)

#define C_VFCCU_FHFLTS61_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS61_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS61_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT33_SHIFT)) & C_VFCCU_FHFLTS61_STAT33_MASK)

#define C_VFCCU_FHFLTS61_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS61_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS61_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT34_SHIFT)) & C_VFCCU_FHFLTS61_STAT34_MASK)

#define C_VFCCU_FHFLTS61_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS61_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS61_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT35_SHIFT)) & C_VFCCU_FHFLTS61_STAT35_MASK)

#define C_VFCCU_FHFLTS61_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS61_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS61_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT36_SHIFT)) & C_VFCCU_FHFLTS61_STAT36_MASK)

#define C_VFCCU_FHFLTS61_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS61_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS61_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT37_SHIFT)) & C_VFCCU_FHFLTS61_STAT37_MASK)

#define C_VFCCU_FHFLTS61_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS61_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS61_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT38_SHIFT)) & C_VFCCU_FHFLTS61_STAT38_MASK)

#define C_VFCCU_FHFLTS61_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS61_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS61_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT39_SHIFT)) & C_VFCCU_FHFLTS61_STAT39_MASK)

#define C_VFCCU_FHFLTS61_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS61_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS61_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT40_SHIFT)) & C_VFCCU_FHFLTS61_STAT40_MASK)

#define C_VFCCU_FHFLTS61_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS61_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS61_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT41_SHIFT)) & C_VFCCU_FHFLTS61_STAT41_MASK)

#define C_VFCCU_FHFLTS61_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS61_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS61_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT42_SHIFT)) & C_VFCCU_FHFLTS61_STAT42_MASK)

#define C_VFCCU_FHFLTS61_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS61_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS61_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT43_SHIFT)) & C_VFCCU_FHFLTS61_STAT43_MASK)

#define C_VFCCU_FHFLTS61_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS61_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS61_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT44_SHIFT)) & C_VFCCU_FHFLTS61_STAT44_MASK)

#define C_VFCCU_FHFLTS61_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS61_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS61_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT45_SHIFT)) & C_VFCCU_FHFLTS61_STAT45_MASK)

#define C_VFCCU_FHFLTS61_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS61_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS61_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT46_SHIFT)) & C_VFCCU_FHFLTS61_STAT46_MASK)

#define C_VFCCU_FHFLTS61_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS61_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS61_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT47_SHIFT)) & C_VFCCU_FHFLTS61_STAT47_MASK)

#define C_VFCCU_FHFLTS61_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS61_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS61_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT48_SHIFT)) & C_VFCCU_FHFLTS61_STAT48_MASK)

#define C_VFCCU_FHFLTS61_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS61_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS61_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT49_SHIFT)) & C_VFCCU_FHFLTS61_STAT49_MASK)

#define C_VFCCU_FHFLTS61_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS61_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS61_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT50_SHIFT)) & C_VFCCU_FHFLTS61_STAT50_MASK)

#define C_VFCCU_FHFLTS61_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS61_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS61_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT51_SHIFT)) & C_VFCCU_FHFLTS61_STAT51_MASK)

#define C_VFCCU_FHFLTS61_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS61_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS61_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT52_SHIFT)) & C_VFCCU_FHFLTS61_STAT52_MASK)

#define C_VFCCU_FHFLTS61_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS61_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS61_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT53_SHIFT)) & C_VFCCU_FHFLTS61_STAT53_MASK)

#define C_VFCCU_FHFLTS61_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS61_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS61_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT54_SHIFT)) & C_VFCCU_FHFLTS61_STAT54_MASK)

#define C_VFCCU_FHFLTS61_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS61_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS61_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT55_SHIFT)) & C_VFCCU_FHFLTS61_STAT55_MASK)

#define C_VFCCU_FHFLTS61_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS61_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS61_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT56_SHIFT)) & C_VFCCU_FHFLTS61_STAT56_MASK)

#define C_VFCCU_FHFLTS61_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS61_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS61_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT57_SHIFT)) & C_VFCCU_FHFLTS61_STAT57_MASK)

#define C_VFCCU_FHFLTS61_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS61_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS61_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT58_SHIFT)) & C_VFCCU_FHFLTS61_STAT58_MASK)

#define C_VFCCU_FHFLTS61_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS61_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS61_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT59_SHIFT)) & C_VFCCU_FHFLTS61_STAT59_MASK)

#define C_VFCCU_FHFLTS61_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS61_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS61_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT60_SHIFT)) & C_VFCCU_FHFLTS61_STAT60_MASK)

#define C_VFCCU_FHFLTS61_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS61_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS61_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT61_SHIFT)) & C_VFCCU_FHFLTS61_STAT61_MASK)

#define C_VFCCU_FHFLTS61_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS61_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS61_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT62_SHIFT)) & C_VFCCU_FHFLTS61_STAT62_MASK)

#define C_VFCCU_FHFLTS61_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS61_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS61_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS61_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS61_STAT63_SHIFT)) & C_VFCCU_FHFLTS61_STAT63_MASK)
/*! @} */

/*! @name FHFLTS62 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS62_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS62_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS62_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS62_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS62_STAT64_SHIFT)) & C_VFCCU_FHFLTS62_STAT64_MASK)

#define C_VFCCU_FHFLTS62_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS62_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS62_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS62_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS62_STAT65_SHIFT)) & C_VFCCU_FHFLTS62_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC60 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC60_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC60_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC60_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC60_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC60_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC60_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC60_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC60_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC60_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC60_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC60_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC60_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC60_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC60_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC60_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC60_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC60_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC60_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC60_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC60_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC60_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC60_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC60_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC60_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC60_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC60_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC60_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC61 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC61_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC61_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC61_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC61_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC61_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC61_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC61_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC61_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC61_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC61_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC61_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC61_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC61_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC61_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC61_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC61_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC61_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC61_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC61_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC61_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC61_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC61_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC61_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC61_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC61_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC61_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC61_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC62 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC62_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC62_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC62_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC62_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC62_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC62_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC62_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC62_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC62_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC62_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC62_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC62_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC62_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC62_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC62_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC62_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC62_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC62_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC62_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC62_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC62_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC62_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC62_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC62_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC62_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC62_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC62_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC63 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC63_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC63_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC63_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC63_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC63_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC63_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC63_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC63_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC63_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC63_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC63_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC63_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC63_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC63_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC63_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC63_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC63_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC63_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC63_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC63_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC63_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC63_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC63_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC63_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC63_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC63_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC63_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC64 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC64_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC64_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC64_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC64_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC64_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC64_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC64_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC64_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC64_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC64_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC64_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC64_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC64_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC64_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC64_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC64_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC64_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC64_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC64_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC64_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC64_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC64_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC64_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC64_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC64_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC64_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC64_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC65 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC65_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC65_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC65_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC65_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC65_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC65_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC65_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC65_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC65_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC65_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC65_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC65_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC65_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC65_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC65_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC65_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC65_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC65_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC65_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC65_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC65_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC65_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC65_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC65_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC65_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC65_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC65_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC66 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC66_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC66_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC66_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC66_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC66_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC66_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC66_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC66_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC66_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC66_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC66_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC66_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC66_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC66_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC66_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC66_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC66_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC66_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC66_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC66_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC66_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC66_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC66_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC66_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC66_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC66_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC66_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC67 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC67_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC67_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC67_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC67_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC67_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC67_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC67_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC67_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC67_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC67_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC67_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC67_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC67_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC67_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC67_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC67_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC67_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC67_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC67_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC67_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC67_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC67_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC67_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC67_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC67_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC67_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC67_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC68 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC68_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC68_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC68_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC68_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC68_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC68_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC68_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC68_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC68_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC68_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC68_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC68_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC6_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC6_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC6_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC6_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC6_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC6_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC6_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC6_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC6_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC6_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC6_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC6_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC6_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC6_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC6_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC6_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC6_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC6_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC6_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC6_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC6_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC6_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC6_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC6_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC6_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC6_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC6_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC6_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC6_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC6_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC6_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC6_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC6_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC6_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC6_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC6_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC6_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC6_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC6_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC6_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC6_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC6_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC6_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC6_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC6_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC6_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC6_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC6_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC6_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC6_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC6_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC6_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC6_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC6_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC6_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC6_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC6_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC6_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC6_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC6_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC6_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC6_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC6_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC6_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC6_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC6_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC6_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC6_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC6_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC6_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC6_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC6_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC6_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC6_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC6_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC6_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC6_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC6_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC6_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC6_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC6_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC6_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC6_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC6_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC6_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC6_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC6_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC6_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC6_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC6_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC6_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC6_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC6_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC6_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC6_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC6_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC6_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC6_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC6_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC6_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC6_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC6_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC6_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC6_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC6_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC6_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC6_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC6_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC6_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC6_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC6_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC6_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC6_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC6_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC6_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC6_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC6_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC6_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC6_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC6_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC6_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC6_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC6_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC6_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC6_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC6_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC6_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC6_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC6_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC6_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC6_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC6_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC6_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC6_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC6_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC6_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC6_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC6_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC6_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC6_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC6_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC6_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC6_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC6_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC6_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC6_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC6_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC6_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC6_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC6_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC6_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC6_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC6_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC6_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC6_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC6_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC6_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC6_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC6_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC6_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC6_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC6_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC6_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC6_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC6_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC6_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC6_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC6_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC6_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC6_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC6_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC6_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC6_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC6_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC6_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC6_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC6_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC6_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC6_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC6_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC6_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC6_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC6_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC6_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC6_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC6_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC6_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC6_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC6_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC6_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC6_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC6_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC6_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC6_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC6_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC6_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC6_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC6_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC6_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC6_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC6_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC6_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC6_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC6_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC6_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC6_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC6_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC6_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC6_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC6_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC6_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC6_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC6_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC6_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC6_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC6_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC6_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC6_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC6_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC6_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC6_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC6_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC6_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC6_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC6_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC6_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC6_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC6_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC6_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC6_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC6_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC6_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC6_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC6_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC6_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC6_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC6_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC6_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC6_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC6_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC6_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC6_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC6_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC6_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC6_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC6_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC6_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC6_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC6_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC6_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC6_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC6_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC6_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC6_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC6_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC6_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC6_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC6_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC6_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC6_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC6_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC6_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC6_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC6_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC6_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC6_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC6_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC6_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC6_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC6_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC6_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC6_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC6_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC6_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC6_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC6_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC6_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC6_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC6_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC6_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC6_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC6_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC6_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC6_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC6_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC6_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC6_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC6_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC6_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC6_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC6_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC6_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC6_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC6_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC6_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC6_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC6_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC6_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC6_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC6_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC6_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC6_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC6_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC6_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC6_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC6_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC6_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC6_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC6_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC6_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC6_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC6_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC6_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC6_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC6_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC6_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC6_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC6_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC6_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC6_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC6_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC6_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC6_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC6_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC6_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC6_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC6_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC6_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC6_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC6_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC6_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC6_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC6_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC6_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC6_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC6_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC6_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC6_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC6_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC6_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC6_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC6_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC6_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC6_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC6_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC6_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC6_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC6_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC6_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC6_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC6_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC6_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC6_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC6_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC6_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC6_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC6_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC6_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC6_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC6_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC6_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC6_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC6_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC6_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC6_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC6_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC6_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC6_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC6_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC6_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC6_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC6_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC6_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC6_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC6_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC6_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC6_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC6_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC6_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC6_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC6_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC6_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC6_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC6_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC6_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC6_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC6_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC6_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC6_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC6_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC6_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC6_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC6_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC6_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC6_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC6_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC6_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC6_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC6_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC6_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC6_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC6_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC6_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC6_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC6_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC6_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC6_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC6_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC6_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC6_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC6_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC6_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC6_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC6_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC6_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC6_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC6_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC6_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC6_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC6_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC6_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC6_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC6_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC6_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC6_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC6_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC6_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC6_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC6_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC6_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC6_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC6_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC6_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC6_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC6_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC6_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC6_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC6_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC6_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC6_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC6_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC6_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC6_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC6_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC6_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC6_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC6_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC6_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC6_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC6_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC6_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC6_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC6_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC6_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC6_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC6_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC6_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC6_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC6_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC6_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC6_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC6_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC6_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC6_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC6_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC6_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC6_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC6_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC6_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC6_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC6_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC6_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC6_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC6_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC6_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC6_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC6_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC6_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC6_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC6_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC6_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC6_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC6_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC6_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC6_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC6_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC6_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC6_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC6_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC6_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC6_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC6_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC6_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC6_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC6_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC6_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC6_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC6_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC6_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC6_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC6_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC6_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC6_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC6_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC6_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC6_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC6_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC6_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC6_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC6_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC6_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC6_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC6_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC6_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC6_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC6_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC6_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC6_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC6_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC6_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC6_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC6_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC6_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC6_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC6_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC6_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC6_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC6_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC6_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC6_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC6_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC6_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC6_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC6_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC6_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC6_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC6_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC6_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC6_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC6_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC6_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC6_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC6_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC6_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC6_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC6_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC6_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC6_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC6_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC6_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC6_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC6_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC6_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC6_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC6_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC6_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC6_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC6_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC6_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC6_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC6_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC6_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC6_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC6_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC6_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC6_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC6_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC6_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC6_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC6_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC6_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC6_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC6_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC6_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC6_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC6_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC6_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC6_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC6_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC6_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC6_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC6_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC6_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC6_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC6_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC6_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC6_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC6_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC6_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC6_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC6_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC6_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC6_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC6_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC6_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC6_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC6_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC6_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC6_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC6_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC6_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC6_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC6_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC6_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC6_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC6_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC6_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC6_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC6_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC6_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC6_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC6_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC6_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC6_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC6_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC6_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC6_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC6_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC6_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC6_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC6_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC6_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC6_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC6_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC6_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC6_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC6_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC6_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC6_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC6_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC6_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC6_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC6_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC6_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC6_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC6_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC6_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC6_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC6_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC6_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC6_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC6_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC6_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC6_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC6_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC6_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC6_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC6_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC6_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC6_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC6_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC6_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC6_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC6_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC6_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC6_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC6_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC6_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC6_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC6_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC6_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC6_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC6_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC6_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC6_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC6_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC6_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC6_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC6_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC6_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC6_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC6_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC6_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC6_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC6_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC6_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC6_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC6_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC6_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC6_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC6_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC6_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC6_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC6_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC6_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC6_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC6_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC6_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC6_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC6_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC6_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC6_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC6_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC6_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC6_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC6_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC6_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC6_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC6_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC6_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC6_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC6_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC6_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC6_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC6_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC6_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC6_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC6_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC6_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC6_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC6_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC6_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC6_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC6_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC6_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC6_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC6_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC6_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC6_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC6_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC6_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC6_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC6_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC6_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC6_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC6_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC6_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC6_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC6_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC6_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC6_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC6_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC6_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC6_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC6_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC6_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC6_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC6_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC6_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC6_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC6_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC6_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC6_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC6_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC6_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC6_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC6_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC6_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC6_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC6_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC6_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC6_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC6_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC6_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC6_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC6_51_RKNEN49_MASK)
/*! @} */

/*! @name FHCFG7 - Fault Handler */
/*! @{ */

#define C_VFCCU_FHCFG7_FHIDEN_MASK               (0x1U)
#define C_VFCCU_FHCFG7_FHIDEN_SHIFT              (0U)
#define C_VFCCU_FHCFG7_FHIDEN_WIDTH              (1U)
#define C_VFCCU_FHCFG7_FHIDEN(x)                 (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHCFG7_FHIDEN_SHIFT)) & C_VFCCU_FHCFG7_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS7 - Fault Handler Status */
/*! @{ */

#define C_VFCCU_FHSRVDS7_SERV_DID_MASK           (0xFU)
#define C_VFCCU_FHSRVDS7_SERV_DID_SHIFT          (0U)
#define C_VFCCU_FHSRVDS7_SERV_DID_WIDTH          (4U)
#define C_VFCCU_FHSRVDS7_SERV_DID(x)             (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS7_SERV_DID_SHIFT)) & C_VFCCU_FHSRVDS7_SERV_DID_MASK)

#define C_VFCCU_FHSRVDS7_AGGFLTS_MASK            (0x10U)
#define C_VFCCU_FHSRVDS7_AGGFLTS_SHIFT           (4U)
#define C_VFCCU_FHSRVDS7_AGGFLTS_WIDTH           (1U)
#define C_VFCCU_FHSRVDS7_AGGFLTS(x)              (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHSRVDS7_AGGFLTS_SHIFT)) & C_VFCCU_FHSRVDS7_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC70 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC70_EN0_MASK              (0x1U)
#define C_VFCCU_FHFLTENC70_EN0_SHIFT             (0U)
#define C_VFCCU_FHFLTENC70_EN0_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN0_SHIFT)) & C_VFCCU_FHFLTENC70_EN0_MASK)

#define C_VFCCU_FHFLTENC70_EN1_MASK              (0x2U)
#define C_VFCCU_FHFLTENC70_EN1_SHIFT             (1U)
#define C_VFCCU_FHFLTENC70_EN1_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN1_SHIFT)) & C_VFCCU_FHFLTENC70_EN1_MASK)

#define C_VFCCU_FHFLTENC70_EN2_MASK              (0x4U)
#define C_VFCCU_FHFLTENC70_EN2_SHIFT             (2U)
#define C_VFCCU_FHFLTENC70_EN2_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN2_SHIFT)) & C_VFCCU_FHFLTENC70_EN2_MASK)

#define C_VFCCU_FHFLTENC70_EN3_MASK              (0x8U)
#define C_VFCCU_FHFLTENC70_EN3_SHIFT             (3U)
#define C_VFCCU_FHFLTENC70_EN3_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN3_SHIFT)) & C_VFCCU_FHFLTENC70_EN3_MASK)

#define C_VFCCU_FHFLTENC70_EN4_MASK              (0x10U)
#define C_VFCCU_FHFLTENC70_EN4_SHIFT             (4U)
#define C_VFCCU_FHFLTENC70_EN4_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN4_SHIFT)) & C_VFCCU_FHFLTENC70_EN4_MASK)

#define C_VFCCU_FHFLTENC70_EN5_MASK              (0x20U)
#define C_VFCCU_FHFLTENC70_EN5_SHIFT             (5U)
#define C_VFCCU_FHFLTENC70_EN5_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN5_SHIFT)) & C_VFCCU_FHFLTENC70_EN5_MASK)

#define C_VFCCU_FHFLTENC70_EN6_MASK              (0x40U)
#define C_VFCCU_FHFLTENC70_EN6_SHIFT             (6U)
#define C_VFCCU_FHFLTENC70_EN6_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN6_SHIFT)) & C_VFCCU_FHFLTENC70_EN6_MASK)

#define C_VFCCU_FHFLTENC70_EN7_MASK              (0x80U)
#define C_VFCCU_FHFLTENC70_EN7_SHIFT             (7U)
#define C_VFCCU_FHFLTENC70_EN7_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN7_SHIFT)) & C_VFCCU_FHFLTENC70_EN7_MASK)

#define C_VFCCU_FHFLTENC70_EN8_MASK              (0x100U)
#define C_VFCCU_FHFLTENC70_EN8_SHIFT             (8U)
#define C_VFCCU_FHFLTENC70_EN8_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN8_SHIFT)) & C_VFCCU_FHFLTENC70_EN8_MASK)

#define C_VFCCU_FHFLTENC70_EN9_MASK              (0x200U)
#define C_VFCCU_FHFLTENC70_EN9_SHIFT             (9U)
#define C_VFCCU_FHFLTENC70_EN9_WIDTH             (1U)
#define C_VFCCU_FHFLTENC70_EN9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN9_SHIFT)) & C_VFCCU_FHFLTENC70_EN9_MASK)

#define C_VFCCU_FHFLTENC70_EN10_MASK             (0x400U)
#define C_VFCCU_FHFLTENC70_EN10_SHIFT            (10U)
#define C_VFCCU_FHFLTENC70_EN10_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN10_SHIFT)) & C_VFCCU_FHFLTENC70_EN10_MASK)

#define C_VFCCU_FHFLTENC70_EN11_MASK             (0x800U)
#define C_VFCCU_FHFLTENC70_EN11_SHIFT            (11U)
#define C_VFCCU_FHFLTENC70_EN11_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN11_SHIFT)) & C_VFCCU_FHFLTENC70_EN11_MASK)

#define C_VFCCU_FHFLTENC70_EN12_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC70_EN12_SHIFT            (12U)
#define C_VFCCU_FHFLTENC70_EN12_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN12_SHIFT)) & C_VFCCU_FHFLTENC70_EN12_MASK)

#define C_VFCCU_FHFLTENC70_EN13_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC70_EN13_SHIFT            (13U)
#define C_VFCCU_FHFLTENC70_EN13_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN13_SHIFT)) & C_VFCCU_FHFLTENC70_EN13_MASK)

#define C_VFCCU_FHFLTENC70_EN14_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC70_EN14_SHIFT            (14U)
#define C_VFCCU_FHFLTENC70_EN14_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN14_SHIFT)) & C_VFCCU_FHFLTENC70_EN14_MASK)

#define C_VFCCU_FHFLTENC70_EN15_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC70_EN15_SHIFT            (15U)
#define C_VFCCU_FHFLTENC70_EN15_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN15_SHIFT)) & C_VFCCU_FHFLTENC70_EN15_MASK)

#define C_VFCCU_FHFLTENC70_EN16_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC70_EN16_SHIFT            (16U)
#define C_VFCCU_FHFLTENC70_EN16_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN16_SHIFT)) & C_VFCCU_FHFLTENC70_EN16_MASK)

#define C_VFCCU_FHFLTENC70_EN17_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC70_EN17_SHIFT            (17U)
#define C_VFCCU_FHFLTENC70_EN17_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN17_SHIFT)) & C_VFCCU_FHFLTENC70_EN17_MASK)

#define C_VFCCU_FHFLTENC70_EN18_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC70_EN18_SHIFT            (18U)
#define C_VFCCU_FHFLTENC70_EN18_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN18_SHIFT)) & C_VFCCU_FHFLTENC70_EN18_MASK)

#define C_VFCCU_FHFLTENC70_EN19_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC70_EN19_SHIFT            (19U)
#define C_VFCCU_FHFLTENC70_EN19_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN19_SHIFT)) & C_VFCCU_FHFLTENC70_EN19_MASK)

#define C_VFCCU_FHFLTENC70_EN20_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC70_EN20_SHIFT            (20U)
#define C_VFCCU_FHFLTENC70_EN20_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN20_SHIFT)) & C_VFCCU_FHFLTENC70_EN20_MASK)

#define C_VFCCU_FHFLTENC70_EN21_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC70_EN21_SHIFT            (21U)
#define C_VFCCU_FHFLTENC70_EN21_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN21_SHIFT)) & C_VFCCU_FHFLTENC70_EN21_MASK)

#define C_VFCCU_FHFLTENC70_EN22_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC70_EN22_SHIFT            (22U)
#define C_VFCCU_FHFLTENC70_EN22_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN22_SHIFT)) & C_VFCCU_FHFLTENC70_EN22_MASK)

#define C_VFCCU_FHFLTENC70_EN23_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC70_EN23_SHIFT            (23U)
#define C_VFCCU_FHFLTENC70_EN23_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN23_SHIFT)) & C_VFCCU_FHFLTENC70_EN23_MASK)

#define C_VFCCU_FHFLTENC70_EN24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC70_EN24_SHIFT            (24U)
#define C_VFCCU_FHFLTENC70_EN24_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN24_SHIFT)) & C_VFCCU_FHFLTENC70_EN24_MASK)

#define C_VFCCU_FHFLTENC70_EN25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC70_EN25_SHIFT            (25U)
#define C_VFCCU_FHFLTENC70_EN25_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN25_SHIFT)) & C_VFCCU_FHFLTENC70_EN25_MASK)

#define C_VFCCU_FHFLTENC70_EN26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC70_EN26_SHIFT            (26U)
#define C_VFCCU_FHFLTENC70_EN26_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN26_SHIFT)) & C_VFCCU_FHFLTENC70_EN26_MASK)

#define C_VFCCU_FHFLTENC70_EN27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC70_EN27_SHIFT            (27U)
#define C_VFCCU_FHFLTENC70_EN27_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN27_SHIFT)) & C_VFCCU_FHFLTENC70_EN27_MASK)

#define C_VFCCU_FHFLTENC70_EN28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC70_EN28_SHIFT            (28U)
#define C_VFCCU_FHFLTENC70_EN28_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN28_SHIFT)) & C_VFCCU_FHFLTENC70_EN28_MASK)

#define C_VFCCU_FHFLTENC70_EN29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC70_EN29_SHIFT            (29U)
#define C_VFCCU_FHFLTENC70_EN29_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN29_SHIFT)) & C_VFCCU_FHFLTENC70_EN29_MASK)

#define C_VFCCU_FHFLTENC70_EN30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC70_EN30_SHIFT            (30U)
#define C_VFCCU_FHFLTENC70_EN30_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN30_SHIFT)) & C_VFCCU_FHFLTENC70_EN30_MASK)

#define C_VFCCU_FHFLTENC70_EN31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC70_EN31_SHIFT            (31U)
#define C_VFCCU_FHFLTENC70_EN31_WIDTH            (1U)
#define C_VFCCU_FHFLTENC70_EN31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC70_EN31_SHIFT)) & C_VFCCU_FHFLTENC70_EN31_MASK)
/*! @} */

/*! @name FHFLTENC71 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC71_EN32_MASK             (0x1U)
#define C_VFCCU_FHFLTENC71_EN32_SHIFT            (0U)
#define C_VFCCU_FHFLTENC71_EN32_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN32_SHIFT)) & C_VFCCU_FHFLTENC71_EN32_MASK)

#define C_VFCCU_FHFLTENC71_EN33_MASK             (0x2U)
#define C_VFCCU_FHFLTENC71_EN33_SHIFT            (1U)
#define C_VFCCU_FHFLTENC71_EN33_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN33_SHIFT)) & C_VFCCU_FHFLTENC71_EN33_MASK)

#define C_VFCCU_FHFLTENC71_EN34_MASK             (0x4U)
#define C_VFCCU_FHFLTENC71_EN34_SHIFT            (2U)
#define C_VFCCU_FHFLTENC71_EN34_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN34_SHIFT)) & C_VFCCU_FHFLTENC71_EN34_MASK)

#define C_VFCCU_FHFLTENC71_EN35_MASK             (0x8U)
#define C_VFCCU_FHFLTENC71_EN35_SHIFT            (3U)
#define C_VFCCU_FHFLTENC71_EN35_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN35_SHIFT)) & C_VFCCU_FHFLTENC71_EN35_MASK)

#define C_VFCCU_FHFLTENC71_EN36_MASK             (0x10U)
#define C_VFCCU_FHFLTENC71_EN36_SHIFT            (4U)
#define C_VFCCU_FHFLTENC71_EN36_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN36_SHIFT)) & C_VFCCU_FHFLTENC71_EN36_MASK)

#define C_VFCCU_FHFLTENC71_EN37_MASK             (0x20U)
#define C_VFCCU_FHFLTENC71_EN37_SHIFT            (5U)
#define C_VFCCU_FHFLTENC71_EN37_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN37_SHIFT)) & C_VFCCU_FHFLTENC71_EN37_MASK)

#define C_VFCCU_FHFLTENC71_EN38_MASK             (0x40U)
#define C_VFCCU_FHFLTENC71_EN38_SHIFT            (6U)
#define C_VFCCU_FHFLTENC71_EN38_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN38_SHIFT)) & C_VFCCU_FHFLTENC71_EN38_MASK)

#define C_VFCCU_FHFLTENC71_EN39_MASK             (0x80U)
#define C_VFCCU_FHFLTENC71_EN39_SHIFT            (7U)
#define C_VFCCU_FHFLTENC71_EN39_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN39_SHIFT)) & C_VFCCU_FHFLTENC71_EN39_MASK)

#define C_VFCCU_FHFLTENC71_EN40_MASK             (0x100U)
#define C_VFCCU_FHFLTENC71_EN40_SHIFT            (8U)
#define C_VFCCU_FHFLTENC71_EN40_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN40_SHIFT)) & C_VFCCU_FHFLTENC71_EN40_MASK)

#define C_VFCCU_FHFLTENC71_EN41_MASK             (0x200U)
#define C_VFCCU_FHFLTENC71_EN41_SHIFT            (9U)
#define C_VFCCU_FHFLTENC71_EN41_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN41_SHIFT)) & C_VFCCU_FHFLTENC71_EN41_MASK)

#define C_VFCCU_FHFLTENC71_EN42_MASK             (0x400U)
#define C_VFCCU_FHFLTENC71_EN42_SHIFT            (10U)
#define C_VFCCU_FHFLTENC71_EN42_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN42_SHIFT)) & C_VFCCU_FHFLTENC71_EN42_MASK)

#define C_VFCCU_FHFLTENC71_EN43_MASK             (0x800U)
#define C_VFCCU_FHFLTENC71_EN43_SHIFT            (11U)
#define C_VFCCU_FHFLTENC71_EN43_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN43_SHIFT)) & C_VFCCU_FHFLTENC71_EN43_MASK)

#define C_VFCCU_FHFLTENC71_EN44_MASK             (0x1000U)
#define C_VFCCU_FHFLTENC71_EN44_SHIFT            (12U)
#define C_VFCCU_FHFLTENC71_EN44_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN44_SHIFT)) & C_VFCCU_FHFLTENC71_EN44_MASK)

#define C_VFCCU_FHFLTENC71_EN45_MASK             (0x2000U)
#define C_VFCCU_FHFLTENC71_EN45_SHIFT            (13U)
#define C_VFCCU_FHFLTENC71_EN45_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN45_SHIFT)) & C_VFCCU_FHFLTENC71_EN45_MASK)

#define C_VFCCU_FHFLTENC71_EN46_MASK             (0x4000U)
#define C_VFCCU_FHFLTENC71_EN46_SHIFT            (14U)
#define C_VFCCU_FHFLTENC71_EN46_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN46_SHIFT)) & C_VFCCU_FHFLTENC71_EN46_MASK)

#define C_VFCCU_FHFLTENC71_EN47_MASK             (0x8000U)
#define C_VFCCU_FHFLTENC71_EN47_SHIFT            (15U)
#define C_VFCCU_FHFLTENC71_EN47_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN47_SHIFT)) & C_VFCCU_FHFLTENC71_EN47_MASK)

#define C_VFCCU_FHFLTENC71_EN48_MASK             (0x10000U)
#define C_VFCCU_FHFLTENC71_EN48_SHIFT            (16U)
#define C_VFCCU_FHFLTENC71_EN48_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN48_SHIFT)) & C_VFCCU_FHFLTENC71_EN48_MASK)

#define C_VFCCU_FHFLTENC71_EN49_MASK             (0x20000U)
#define C_VFCCU_FHFLTENC71_EN49_SHIFT            (17U)
#define C_VFCCU_FHFLTENC71_EN49_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN49_SHIFT)) & C_VFCCU_FHFLTENC71_EN49_MASK)

#define C_VFCCU_FHFLTENC71_EN50_MASK             (0x40000U)
#define C_VFCCU_FHFLTENC71_EN50_SHIFT            (18U)
#define C_VFCCU_FHFLTENC71_EN50_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN50_SHIFT)) & C_VFCCU_FHFLTENC71_EN50_MASK)

#define C_VFCCU_FHFLTENC71_EN51_MASK             (0x80000U)
#define C_VFCCU_FHFLTENC71_EN51_SHIFT            (19U)
#define C_VFCCU_FHFLTENC71_EN51_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN51_SHIFT)) & C_VFCCU_FHFLTENC71_EN51_MASK)

#define C_VFCCU_FHFLTENC71_EN52_MASK             (0x100000U)
#define C_VFCCU_FHFLTENC71_EN52_SHIFT            (20U)
#define C_VFCCU_FHFLTENC71_EN52_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN52_SHIFT)) & C_VFCCU_FHFLTENC71_EN52_MASK)

#define C_VFCCU_FHFLTENC71_EN53_MASK             (0x200000U)
#define C_VFCCU_FHFLTENC71_EN53_SHIFT            (21U)
#define C_VFCCU_FHFLTENC71_EN53_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN53_SHIFT)) & C_VFCCU_FHFLTENC71_EN53_MASK)

#define C_VFCCU_FHFLTENC71_EN54_MASK             (0x400000U)
#define C_VFCCU_FHFLTENC71_EN54_SHIFT            (22U)
#define C_VFCCU_FHFLTENC71_EN54_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN54_SHIFT)) & C_VFCCU_FHFLTENC71_EN54_MASK)

#define C_VFCCU_FHFLTENC71_EN55_MASK             (0x800000U)
#define C_VFCCU_FHFLTENC71_EN55_SHIFT            (23U)
#define C_VFCCU_FHFLTENC71_EN55_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN55_SHIFT)) & C_VFCCU_FHFLTENC71_EN55_MASK)

#define C_VFCCU_FHFLTENC71_EN56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTENC71_EN56_SHIFT            (24U)
#define C_VFCCU_FHFLTENC71_EN56_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN56_SHIFT)) & C_VFCCU_FHFLTENC71_EN56_MASK)

#define C_VFCCU_FHFLTENC71_EN57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTENC71_EN57_SHIFT            (25U)
#define C_VFCCU_FHFLTENC71_EN57_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN57_SHIFT)) & C_VFCCU_FHFLTENC71_EN57_MASK)

#define C_VFCCU_FHFLTENC71_EN58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTENC71_EN58_SHIFT            (26U)
#define C_VFCCU_FHFLTENC71_EN58_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN58_SHIFT)) & C_VFCCU_FHFLTENC71_EN58_MASK)

#define C_VFCCU_FHFLTENC71_EN59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTENC71_EN59_SHIFT            (27U)
#define C_VFCCU_FHFLTENC71_EN59_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN59_SHIFT)) & C_VFCCU_FHFLTENC71_EN59_MASK)

#define C_VFCCU_FHFLTENC71_EN60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTENC71_EN60_SHIFT            (28U)
#define C_VFCCU_FHFLTENC71_EN60_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN60_SHIFT)) & C_VFCCU_FHFLTENC71_EN60_MASK)

#define C_VFCCU_FHFLTENC71_EN61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTENC71_EN61_SHIFT            (29U)
#define C_VFCCU_FHFLTENC71_EN61_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN61_SHIFT)) & C_VFCCU_FHFLTENC71_EN61_MASK)

#define C_VFCCU_FHFLTENC71_EN62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTENC71_EN62_SHIFT            (30U)
#define C_VFCCU_FHFLTENC71_EN62_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN62_SHIFT)) & C_VFCCU_FHFLTENC71_EN62_MASK)

#define C_VFCCU_FHFLTENC71_EN63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTENC71_EN63_SHIFT            (31U)
#define C_VFCCU_FHFLTENC71_EN63_WIDTH            (1U)
#define C_VFCCU_FHFLTENC71_EN63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC71_EN63_SHIFT)) & C_VFCCU_FHFLTENC71_EN63_MASK)
/*! @} */

/*! @name FHFLTENC72 - Fault Enable */
/*! @{ */

#define C_VFCCU_FHFLTENC72_EN64_MASK             (0x1U)
#define C_VFCCU_FHFLTENC72_EN64_SHIFT            (0U)
#define C_VFCCU_FHFLTENC72_EN64_WIDTH            (1U)
#define C_VFCCU_FHFLTENC72_EN64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC72_EN64_SHIFT)) & C_VFCCU_FHFLTENC72_EN64_MASK)

#define C_VFCCU_FHFLTENC72_EN65_MASK             (0x2U)
#define C_VFCCU_FHFLTENC72_EN65_SHIFT            (1U)
#define C_VFCCU_FHFLTENC72_EN65_WIDTH            (1U)
#define C_VFCCU_FHFLTENC72_EN65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTENC72_EN65_SHIFT)) & C_VFCCU_FHFLTENC72_EN65_MASK)
/*! @} */

/*! @name FHFLTS70 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS70_STAT0_MASK              (0x1U)
#define C_VFCCU_FHFLTS70_STAT0_SHIFT             (0U)
#define C_VFCCU_FHFLTS70_STAT0_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT0(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT0_SHIFT)) & C_VFCCU_FHFLTS70_STAT0_MASK)

#define C_VFCCU_FHFLTS70_STAT1_MASK              (0x2U)
#define C_VFCCU_FHFLTS70_STAT1_SHIFT             (1U)
#define C_VFCCU_FHFLTS70_STAT1_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT1(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT1_SHIFT)) & C_VFCCU_FHFLTS70_STAT1_MASK)

#define C_VFCCU_FHFLTS70_STAT2_MASK              (0x4U)
#define C_VFCCU_FHFLTS70_STAT2_SHIFT             (2U)
#define C_VFCCU_FHFLTS70_STAT2_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT2(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT2_SHIFT)) & C_VFCCU_FHFLTS70_STAT2_MASK)

#define C_VFCCU_FHFLTS70_STAT3_MASK              (0x8U)
#define C_VFCCU_FHFLTS70_STAT3_SHIFT             (3U)
#define C_VFCCU_FHFLTS70_STAT3_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT3(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT3_SHIFT)) & C_VFCCU_FHFLTS70_STAT3_MASK)

#define C_VFCCU_FHFLTS70_STAT4_MASK              (0x10U)
#define C_VFCCU_FHFLTS70_STAT4_SHIFT             (4U)
#define C_VFCCU_FHFLTS70_STAT4_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT4(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT4_SHIFT)) & C_VFCCU_FHFLTS70_STAT4_MASK)

#define C_VFCCU_FHFLTS70_STAT5_MASK              (0x20U)
#define C_VFCCU_FHFLTS70_STAT5_SHIFT             (5U)
#define C_VFCCU_FHFLTS70_STAT5_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT5(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT5_SHIFT)) & C_VFCCU_FHFLTS70_STAT5_MASK)

#define C_VFCCU_FHFLTS70_STAT6_MASK              (0x40U)
#define C_VFCCU_FHFLTS70_STAT6_SHIFT             (6U)
#define C_VFCCU_FHFLTS70_STAT6_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT6(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT6_SHIFT)) & C_VFCCU_FHFLTS70_STAT6_MASK)

#define C_VFCCU_FHFLTS70_STAT7_MASK              (0x80U)
#define C_VFCCU_FHFLTS70_STAT7_SHIFT             (7U)
#define C_VFCCU_FHFLTS70_STAT7_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT7(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT7_SHIFT)) & C_VFCCU_FHFLTS70_STAT7_MASK)

#define C_VFCCU_FHFLTS70_STAT8_MASK              (0x100U)
#define C_VFCCU_FHFLTS70_STAT8_SHIFT             (8U)
#define C_VFCCU_FHFLTS70_STAT8_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT8(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT8_SHIFT)) & C_VFCCU_FHFLTS70_STAT8_MASK)

#define C_VFCCU_FHFLTS70_STAT9_MASK              (0x200U)
#define C_VFCCU_FHFLTS70_STAT9_SHIFT             (9U)
#define C_VFCCU_FHFLTS70_STAT9_WIDTH             (1U)
#define C_VFCCU_FHFLTS70_STAT9(x)                (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT9_SHIFT)) & C_VFCCU_FHFLTS70_STAT9_MASK)

#define C_VFCCU_FHFLTS70_STAT10_MASK             (0x400U)
#define C_VFCCU_FHFLTS70_STAT10_SHIFT            (10U)
#define C_VFCCU_FHFLTS70_STAT10_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT10(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT10_SHIFT)) & C_VFCCU_FHFLTS70_STAT10_MASK)

#define C_VFCCU_FHFLTS70_STAT11_MASK             (0x800U)
#define C_VFCCU_FHFLTS70_STAT11_SHIFT            (11U)
#define C_VFCCU_FHFLTS70_STAT11_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT11(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT11_SHIFT)) & C_VFCCU_FHFLTS70_STAT11_MASK)

#define C_VFCCU_FHFLTS70_STAT12_MASK             (0x1000U)
#define C_VFCCU_FHFLTS70_STAT12_SHIFT            (12U)
#define C_VFCCU_FHFLTS70_STAT12_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT12(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT12_SHIFT)) & C_VFCCU_FHFLTS70_STAT12_MASK)

#define C_VFCCU_FHFLTS70_STAT13_MASK             (0x2000U)
#define C_VFCCU_FHFLTS70_STAT13_SHIFT            (13U)
#define C_VFCCU_FHFLTS70_STAT13_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT13(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT13_SHIFT)) & C_VFCCU_FHFLTS70_STAT13_MASK)

#define C_VFCCU_FHFLTS70_STAT14_MASK             (0x4000U)
#define C_VFCCU_FHFLTS70_STAT14_SHIFT            (14U)
#define C_VFCCU_FHFLTS70_STAT14_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT14(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT14_SHIFT)) & C_VFCCU_FHFLTS70_STAT14_MASK)

#define C_VFCCU_FHFLTS70_STAT15_MASK             (0x8000U)
#define C_VFCCU_FHFLTS70_STAT15_SHIFT            (15U)
#define C_VFCCU_FHFLTS70_STAT15_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT15(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT15_SHIFT)) & C_VFCCU_FHFLTS70_STAT15_MASK)

#define C_VFCCU_FHFLTS70_STAT16_MASK             (0x10000U)
#define C_VFCCU_FHFLTS70_STAT16_SHIFT            (16U)
#define C_VFCCU_FHFLTS70_STAT16_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT16(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT16_SHIFT)) & C_VFCCU_FHFLTS70_STAT16_MASK)

#define C_VFCCU_FHFLTS70_STAT17_MASK             (0x20000U)
#define C_VFCCU_FHFLTS70_STAT17_SHIFT            (17U)
#define C_VFCCU_FHFLTS70_STAT17_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT17(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT17_SHIFT)) & C_VFCCU_FHFLTS70_STAT17_MASK)

#define C_VFCCU_FHFLTS70_STAT18_MASK             (0x40000U)
#define C_VFCCU_FHFLTS70_STAT18_SHIFT            (18U)
#define C_VFCCU_FHFLTS70_STAT18_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT18(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT18_SHIFT)) & C_VFCCU_FHFLTS70_STAT18_MASK)

#define C_VFCCU_FHFLTS70_STAT19_MASK             (0x80000U)
#define C_VFCCU_FHFLTS70_STAT19_SHIFT            (19U)
#define C_VFCCU_FHFLTS70_STAT19_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT19(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT19_SHIFT)) & C_VFCCU_FHFLTS70_STAT19_MASK)

#define C_VFCCU_FHFLTS70_STAT20_MASK             (0x100000U)
#define C_VFCCU_FHFLTS70_STAT20_SHIFT            (20U)
#define C_VFCCU_FHFLTS70_STAT20_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT20(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT20_SHIFT)) & C_VFCCU_FHFLTS70_STAT20_MASK)

#define C_VFCCU_FHFLTS70_STAT21_MASK             (0x200000U)
#define C_VFCCU_FHFLTS70_STAT21_SHIFT            (21U)
#define C_VFCCU_FHFLTS70_STAT21_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT21(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT21_SHIFT)) & C_VFCCU_FHFLTS70_STAT21_MASK)

#define C_VFCCU_FHFLTS70_STAT22_MASK             (0x400000U)
#define C_VFCCU_FHFLTS70_STAT22_SHIFT            (22U)
#define C_VFCCU_FHFLTS70_STAT22_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT22(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT22_SHIFT)) & C_VFCCU_FHFLTS70_STAT22_MASK)

#define C_VFCCU_FHFLTS70_STAT23_MASK             (0x800000U)
#define C_VFCCU_FHFLTS70_STAT23_SHIFT            (23U)
#define C_VFCCU_FHFLTS70_STAT23_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT23(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT23_SHIFT)) & C_VFCCU_FHFLTS70_STAT23_MASK)

#define C_VFCCU_FHFLTS70_STAT24_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS70_STAT24_SHIFT            (24U)
#define C_VFCCU_FHFLTS70_STAT24_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT24(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT24_SHIFT)) & C_VFCCU_FHFLTS70_STAT24_MASK)

#define C_VFCCU_FHFLTS70_STAT25_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS70_STAT25_SHIFT            (25U)
#define C_VFCCU_FHFLTS70_STAT25_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT25(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT25_SHIFT)) & C_VFCCU_FHFLTS70_STAT25_MASK)

#define C_VFCCU_FHFLTS70_STAT26_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS70_STAT26_SHIFT            (26U)
#define C_VFCCU_FHFLTS70_STAT26_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT26(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT26_SHIFT)) & C_VFCCU_FHFLTS70_STAT26_MASK)

#define C_VFCCU_FHFLTS70_STAT27_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS70_STAT27_SHIFT            (27U)
#define C_VFCCU_FHFLTS70_STAT27_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT27(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT27_SHIFT)) & C_VFCCU_FHFLTS70_STAT27_MASK)

#define C_VFCCU_FHFLTS70_STAT28_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS70_STAT28_SHIFT            (28U)
#define C_VFCCU_FHFLTS70_STAT28_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT28(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT28_SHIFT)) & C_VFCCU_FHFLTS70_STAT28_MASK)

#define C_VFCCU_FHFLTS70_STAT29_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS70_STAT29_SHIFT            (29U)
#define C_VFCCU_FHFLTS70_STAT29_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT29(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT29_SHIFT)) & C_VFCCU_FHFLTS70_STAT29_MASK)

#define C_VFCCU_FHFLTS70_STAT30_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS70_STAT30_SHIFT            (30U)
#define C_VFCCU_FHFLTS70_STAT30_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT30(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT30_SHIFT)) & C_VFCCU_FHFLTS70_STAT30_MASK)

#define C_VFCCU_FHFLTS70_STAT31_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS70_STAT31_SHIFT            (31U)
#define C_VFCCU_FHFLTS70_STAT31_WIDTH            (1U)
#define C_VFCCU_FHFLTS70_STAT31(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS70_STAT31_SHIFT)) & C_VFCCU_FHFLTS70_STAT31_MASK)
/*! @} */

/*! @name FHFLTS71 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS71_STAT32_MASK             (0x1U)
#define C_VFCCU_FHFLTS71_STAT32_SHIFT            (0U)
#define C_VFCCU_FHFLTS71_STAT32_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT32(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT32_SHIFT)) & C_VFCCU_FHFLTS71_STAT32_MASK)

#define C_VFCCU_FHFLTS71_STAT33_MASK             (0x2U)
#define C_VFCCU_FHFLTS71_STAT33_SHIFT            (1U)
#define C_VFCCU_FHFLTS71_STAT33_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT33(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT33_SHIFT)) & C_VFCCU_FHFLTS71_STAT33_MASK)

#define C_VFCCU_FHFLTS71_STAT34_MASK             (0x4U)
#define C_VFCCU_FHFLTS71_STAT34_SHIFT            (2U)
#define C_VFCCU_FHFLTS71_STAT34_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT34(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT34_SHIFT)) & C_VFCCU_FHFLTS71_STAT34_MASK)

#define C_VFCCU_FHFLTS71_STAT35_MASK             (0x8U)
#define C_VFCCU_FHFLTS71_STAT35_SHIFT            (3U)
#define C_VFCCU_FHFLTS71_STAT35_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT35(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT35_SHIFT)) & C_VFCCU_FHFLTS71_STAT35_MASK)

#define C_VFCCU_FHFLTS71_STAT36_MASK             (0x10U)
#define C_VFCCU_FHFLTS71_STAT36_SHIFT            (4U)
#define C_VFCCU_FHFLTS71_STAT36_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT36(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT36_SHIFT)) & C_VFCCU_FHFLTS71_STAT36_MASK)

#define C_VFCCU_FHFLTS71_STAT37_MASK             (0x20U)
#define C_VFCCU_FHFLTS71_STAT37_SHIFT            (5U)
#define C_VFCCU_FHFLTS71_STAT37_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT37(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT37_SHIFT)) & C_VFCCU_FHFLTS71_STAT37_MASK)

#define C_VFCCU_FHFLTS71_STAT38_MASK             (0x40U)
#define C_VFCCU_FHFLTS71_STAT38_SHIFT            (6U)
#define C_VFCCU_FHFLTS71_STAT38_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT38(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT38_SHIFT)) & C_VFCCU_FHFLTS71_STAT38_MASK)

#define C_VFCCU_FHFLTS71_STAT39_MASK             (0x80U)
#define C_VFCCU_FHFLTS71_STAT39_SHIFT            (7U)
#define C_VFCCU_FHFLTS71_STAT39_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT39(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT39_SHIFT)) & C_VFCCU_FHFLTS71_STAT39_MASK)

#define C_VFCCU_FHFLTS71_STAT40_MASK             (0x100U)
#define C_VFCCU_FHFLTS71_STAT40_SHIFT            (8U)
#define C_VFCCU_FHFLTS71_STAT40_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT40(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT40_SHIFT)) & C_VFCCU_FHFLTS71_STAT40_MASK)

#define C_VFCCU_FHFLTS71_STAT41_MASK             (0x200U)
#define C_VFCCU_FHFLTS71_STAT41_SHIFT            (9U)
#define C_VFCCU_FHFLTS71_STAT41_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT41(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT41_SHIFT)) & C_VFCCU_FHFLTS71_STAT41_MASK)

#define C_VFCCU_FHFLTS71_STAT42_MASK             (0x400U)
#define C_VFCCU_FHFLTS71_STAT42_SHIFT            (10U)
#define C_VFCCU_FHFLTS71_STAT42_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT42(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT42_SHIFT)) & C_VFCCU_FHFLTS71_STAT42_MASK)

#define C_VFCCU_FHFLTS71_STAT43_MASK             (0x800U)
#define C_VFCCU_FHFLTS71_STAT43_SHIFT            (11U)
#define C_VFCCU_FHFLTS71_STAT43_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT43(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT43_SHIFT)) & C_VFCCU_FHFLTS71_STAT43_MASK)

#define C_VFCCU_FHFLTS71_STAT44_MASK             (0x1000U)
#define C_VFCCU_FHFLTS71_STAT44_SHIFT            (12U)
#define C_VFCCU_FHFLTS71_STAT44_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT44(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT44_SHIFT)) & C_VFCCU_FHFLTS71_STAT44_MASK)

#define C_VFCCU_FHFLTS71_STAT45_MASK             (0x2000U)
#define C_VFCCU_FHFLTS71_STAT45_SHIFT            (13U)
#define C_VFCCU_FHFLTS71_STAT45_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT45(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT45_SHIFT)) & C_VFCCU_FHFLTS71_STAT45_MASK)

#define C_VFCCU_FHFLTS71_STAT46_MASK             (0x4000U)
#define C_VFCCU_FHFLTS71_STAT46_SHIFT            (14U)
#define C_VFCCU_FHFLTS71_STAT46_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT46(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT46_SHIFT)) & C_VFCCU_FHFLTS71_STAT46_MASK)

#define C_VFCCU_FHFLTS71_STAT47_MASK             (0x8000U)
#define C_VFCCU_FHFLTS71_STAT47_SHIFT            (15U)
#define C_VFCCU_FHFLTS71_STAT47_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT47(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT47_SHIFT)) & C_VFCCU_FHFLTS71_STAT47_MASK)

#define C_VFCCU_FHFLTS71_STAT48_MASK             (0x10000U)
#define C_VFCCU_FHFLTS71_STAT48_SHIFT            (16U)
#define C_VFCCU_FHFLTS71_STAT48_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT48(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT48_SHIFT)) & C_VFCCU_FHFLTS71_STAT48_MASK)

#define C_VFCCU_FHFLTS71_STAT49_MASK             (0x20000U)
#define C_VFCCU_FHFLTS71_STAT49_SHIFT            (17U)
#define C_VFCCU_FHFLTS71_STAT49_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT49(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT49_SHIFT)) & C_VFCCU_FHFLTS71_STAT49_MASK)

#define C_VFCCU_FHFLTS71_STAT50_MASK             (0x40000U)
#define C_VFCCU_FHFLTS71_STAT50_SHIFT            (18U)
#define C_VFCCU_FHFLTS71_STAT50_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT50(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT50_SHIFT)) & C_VFCCU_FHFLTS71_STAT50_MASK)

#define C_VFCCU_FHFLTS71_STAT51_MASK             (0x80000U)
#define C_VFCCU_FHFLTS71_STAT51_SHIFT            (19U)
#define C_VFCCU_FHFLTS71_STAT51_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT51(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT51_SHIFT)) & C_VFCCU_FHFLTS71_STAT51_MASK)

#define C_VFCCU_FHFLTS71_STAT52_MASK             (0x100000U)
#define C_VFCCU_FHFLTS71_STAT52_SHIFT            (20U)
#define C_VFCCU_FHFLTS71_STAT52_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT52(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT52_SHIFT)) & C_VFCCU_FHFLTS71_STAT52_MASK)

#define C_VFCCU_FHFLTS71_STAT53_MASK             (0x200000U)
#define C_VFCCU_FHFLTS71_STAT53_SHIFT            (21U)
#define C_VFCCU_FHFLTS71_STAT53_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT53(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT53_SHIFT)) & C_VFCCU_FHFLTS71_STAT53_MASK)

#define C_VFCCU_FHFLTS71_STAT54_MASK             (0x400000U)
#define C_VFCCU_FHFLTS71_STAT54_SHIFT            (22U)
#define C_VFCCU_FHFLTS71_STAT54_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT54(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT54_SHIFT)) & C_VFCCU_FHFLTS71_STAT54_MASK)

#define C_VFCCU_FHFLTS71_STAT55_MASK             (0x800000U)
#define C_VFCCU_FHFLTS71_STAT55_SHIFT            (23U)
#define C_VFCCU_FHFLTS71_STAT55_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT55(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT55_SHIFT)) & C_VFCCU_FHFLTS71_STAT55_MASK)

#define C_VFCCU_FHFLTS71_STAT56_MASK             (0x1000000U)
#define C_VFCCU_FHFLTS71_STAT56_SHIFT            (24U)
#define C_VFCCU_FHFLTS71_STAT56_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT56(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT56_SHIFT)) & C_VFCCU_FHFLTS71_STAT56_MASK)

#define C_VFCCU_FHFLTS71_STAT57_MASK             (0x2000000U)
#define C_VFCCU_FHFLTS71_STAT57_SHIFT            (25U)
#define C_VFCCU_FHFLTS71_STAT57_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT57(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT57_SHIFT)) & C_VFCCU_FHFLTS71_STAT57_MASK)

#define C_VFCCU_FHFLTS71_STAT58_MASK             (0x4000000U)
#define C_VFCCU_FHFLTS71_STAT58_SHIFT            (26U)
#define C_VFCCU_FHFLTS71_STAT58_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT58(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT58_SHIFT)) & C_VFCCU_FHFLTS71_STAT58_MASK)

#define C_VFCCU_FHFLTS71_STAT59_MASK             (0x8000000U)
#define C_VFCCU_FHFLTS71_STAT59_SHIFT            (27U)
#define C_VFCCU_FHFLTS71_STAT59_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT59(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT59_SHIFT)) & C_VFCCU_FHFLTS71_STAT59_MASK)

#define C_VFCCU_FHFLTS71_STAT60_MASK             (0x10000000U)
#define C_VFCCU_FHFLTS71_STAT60_SHIFT            (28U)
#define C_VFCCU_FHFLTS71_STAT60_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT60(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT60_SHIFT)) & C_VFCCU_FHFLTS71_STAT60_MASK)

#define C_VFCCU_FHFLTS71_STAT61_MASK             (0x20000000U)
#define C_VFCCU_FHFLTS71_STAT61_SHIFT            (29U)
#define C_VFCCU_FHFLTS71_STAT61_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT61(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT61_SHIFT)) & C_VFCCU_FHFLTS71_STAT61_MASK)

#define C_VFCCU_FHFLTS71_STAT62_MASK             (0x40000000U)
#define C_VFCCU_FHFLTS71_STAT62_SHIFT            (30U)
#define C_VFCCU_FHFLTS71_STAT62_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT62(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT62_SHIFT)) & C_VFCCU_FHFLTS71_STAT62_MASK)

#define C_VFCCU_FHFLTS71_STAT63_MASK             (0x80000000U)
#define C_VFCCU_FHFLTS71_STAT63_SHIFT            (31U)
#define C_VFCCU_FHFLTS71_STAT63_WIDTH            (1U)
#define C_VFCCU_FHFLTS71_STAT63(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS71_STAT63_SHIFT)) & C_VFCCU_FHFLTS71_STAT63_MASK)
/*! @} */

/*! @name FHFLTS72 - Fault Status */
/*! @{ */

#define C_VFCCU_FHFLTS72_STAT64_MASK             (0x1U)
#define C_VFCCU_FHFLTS72_STAT64_SHIFT            (0U)
#define C_VFCCU_FHFLTS72_STAT64_WIDTH            (1U)
#define C_VFCCU_FHFLTS72_STAT64(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS72_STAT64_SHIFT)) & C_VFCCU_FHFLTS72_STAT64_MASK)

#define C_VFCCU_FHFLTS72_STAT65_MASK             (0x2U)
#define C_VFCCU_FHFLTS72_STAT65_SHIFT            (1U)
#define C_VFCCU_FHFLTS72_STAT65_WIDTH            (1U)
#define C_VFCCU_FHFLTS72_STAT65(x)               (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTS72_STAT65_SHIFT)) & C_VFCCU_FHFLTS72_STAT65_MASK)
/*! @} */

/*! @name FHFLTRKC70 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC70_RKNSEL0_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC70_RKNSEL0_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC70_RKNSEL0_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL0_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL0_MASK)

#define C_VFCCU_FHFLTRKC70_RKNSEL1_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC70_RKNSEL1_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC70_RKNSEL1_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL1_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL1_MASK)

#define C_VFCCU_FHFLTRKC70_RKNSEL2_MASK          (0x700U)
#define C_VFCCU_FHFLTRKC70_RKNSEL2_SHIFT         (8U)
#define C_VFCCU_FHFLTRKC70_RKNSEL2_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL2_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL2_MASK)

#define C_VFCCU_FHFLTRKC70_RKNSEL3_MASK          (0x7000U)
#define C_VFCCU_FHFLTRKC70_RKNSEL3_SHIFT         (12U)
#define C_VFCCU_FHFLTRKC70_RKNSEL3_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL3_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL3_MASK)

#define C_VFCCU_FHFLTRKC70_RKNSEL4_MASK          (0x70000U)
#define C_VFCCU_FHFLTRKC70_RKNSEL4_SHIFT         (16U)
#define C_VFCCU_FHFLTRKC70_RKNSEL4_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL4_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL4_MASK)

#define C_VFCCU_FHFLTRKC70_RKNSEL5_MASK          (0x700000U)
#define C_VFCCU_FHFLTRKC70_RKNSEL5_SHIFT         (20U)
#define C_VFCCU_FHFLTRKC70_RKNSEL5_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL5_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL5_MASK)

#define C_VFCCU_FHFLTRKC70_RKNSEL6_MASK          (0x7000000U)
#define C_VFCCU_FHFLTRKC70_RKNSEL6_SHIFT         (24U)
#define C_VFCCU_FHFLTRKC70_RKNSEL6_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL6_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL6_MASK)

#define C_VFCCU_FHFLTRKC70_RKNSEL7_MASK          (0x70000000U)
#define C_VFCCU_FHFLTRKC70_RKNSEL7_SHIFT         (28U)
#define C_VFCCU_FHFLTRKC70_RKNSEL7_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC70_RKNSEL7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC70_RKNSEL7_SHIFT)) & C_VFCCU_FHFLTRKC70_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC71 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC71_RKNSEL8_MASK          (0x7U)
#define C_VFCCU_FHFLTRKC71_RKNSEL8_SHIFT         (0U)
#define C_VFCCU_FHFLTRKC71_RKNSEL8_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL8_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL8_MASK)

#define C_VFCCU_FHFLTRKC71_RKNSEL9_MASK          (0x70U)
#define C_VFCCU_FHFLTRKC71_RKNSEL9_SHIFT         (4U)
#define C_VFCCU_FHFLTRKC71_RKNSEL9_WIDTH         (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL9_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL9_MASK)

#define C_VFCCU_FHFLTRKC71_RKNSEL10_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC71_RKNSEL10_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC71_RKNSEL10_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL10_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL10_MASK)

#define C_VFCCU_FHFLTRKC71_RKNSEL11_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC71_RKNSEL11_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC71_RKNSEL11_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL11_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL11_MASK)

#define C_VFCCU_FHFLTRKC71_RKNSEL12_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC71_RKNSEL12_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC71_RKNSEL12_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL12_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL12_MASK)

#define C_VFCCU_FHFLTRKC71_RKNSEL13_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC71_RKNSEL13_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC71_RKNSEL13_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL13_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL13_MASK)

#define C_VFCCU_FHFLTRKC71_RKNSEL14_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC71_RKNSEL14_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC71_RKNSEL14_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL14_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL14_MASK)

#define C_VFCCU_FHFLTRKC71_RKNSEL15_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC71_RKNSEL15_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC71_RKNSEL15_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC71_RKNSEL15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC71_RKNSEL15_SHIFT)) & C_VFCCU_FHFLTRKC71_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC72 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC72_RKNSEL16_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC72_RKNSEL16_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC72_RKNSEL16_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL16_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL16_MASK)

#define C_VFCCU_FHFLTRKC72_RKNSEL17_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC72_RKNSEL17_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC72_RKNSEL17_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL17_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL17_MASK)

#define C_VFCCU_FHFLTRKC72_RKNSEL18_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC72_RKNSEL18_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC72_RKNSEL18_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL18_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL18_MASK)

#define C_VFCCU_FHFLTRKC72_RKNSEL19_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC72_RKNSEL19_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC72_RKNSEL19_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL19_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL19_MASK)

#define C_VFCCU_FHFLTRKC72_RKNSEL20_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC72_RKNSEL20_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC72_RKNSEL20_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL20_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL20_MASK)

#define C_VFCCU_FHFLTRKC72_RKNSEL21_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC72_RKNSEL21_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC72_RKNSEL21_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL21_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL21_MASK)

#define C_VFCCU_FHFLTRKC72_RKNSEL22_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC72_RKNSEL22_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC72_RKNSEL22_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL22_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL22_MASK)

#define C_VFCCU_FHFLTRKC72_RKNSEL23_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC72_RKNSEL23_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC72_RKNSEL23_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC72_RKNSEL23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC72_RKNSEL23_SHIFT)) & C_VFCCU_FHFLTRKC72_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC73 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC73_RKNSEL24_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC73_RKNSEL24_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC73_RKNSEL24_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL24_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL24_MASK)

#define C_VFCCU_FHFLTRKC73_RKNSEL25_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC73_RKNSEL25_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC73_RKNSEL25_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL25_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL25_MASK)

#define C_VFCCU_FHFLTRKC73_RKNSEL26_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC73_RKNSEL26_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC73_RKNSEL26_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL26_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL26_MASK)

#define C_VFCCU_FHFLTRKC73_RKNSEL27_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC73_RKNSEL27_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC73_RKNSEL27_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL27_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL27_MASK)

#define C_VFCCU_FHFLTRKC73_RKNSEL28_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC73_RKNSEL28_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC73_RKNSEL28_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL28_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL28_MASK)

#define C_VFCCU_FHFLTRKC73_RKNSEL29_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC73_RKNSEL29_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC73_RKNSEL29_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL29_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL29_MASK)

#define C_VFCCU_FHFLTRKC73_RKNSEL30_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC73_RKNSEL30_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC73_RKNSEL30_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL30_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL30_MASK)

#define C_VFCCU_FHFLTRKC73_RKNSEL31_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC73_RKNSEL31_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC73_RKNSEL31_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC73_RKNSEL31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC73_RKNSEL31_SHIFT)) & C_VFCCU_FHFLTRKC73_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC74 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC74_RKNSEL32_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC74_RKNSEL32_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC74_RKNSEL32_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL32_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL32_MASK)

#define C_VFCCU_FHFLTRKC74_RKNSEL33_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC74_RKNSEL33_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC74_RKNSEL33_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL33_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL33_MASK)

#define C_VFCCU_FHFLTRKC74_RKNSEL34_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC74_RKNSEL34_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC74_RKNSEL34_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL34_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL34_MASK)

#define C_VFCCU_FHFLTRKC74_RKNSEL35_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC74_RKNSEL35_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC74_RKNSEL35_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL35_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL35_MASK)

#define C_VFCCU_FHFLTRKC74_RKNSEL36_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC74_RKNSEL36_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC74_RKNSEL36_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL36_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL36_MASK)

#define C_VFCCU_FHFLTRKC74_RKNSEL37_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC74_RKNSEL37_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC74_RKNSEL37_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL37_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL37_MASK)

#define C_VFCCU_FHFLTRKC74_RKNSEL38_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC74_RKNSEL38_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC74_RKNSEL38_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL38_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL38_MASK)

#define C_VFCCU_FHFLTRKC74_RKNSEL39_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC74_RKNSEL39_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC74_RKNSEL39_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC74_RKNSEL39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC74_RKNSEL39_SHIFT)) & C_VFCCU_FHFLTRKC74_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC75 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC75_RKNSEL40_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC75_RKNSEL40_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC75_RKNSEL40_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL40_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL40_MASK)

#define C_VFCCU_FHFLTRKC75_RKNSEL41_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC75_RKNSEL41_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC75_RKNSEL41_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL41_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL41_MASK)

#define C_VFCCU_FHFLTRKC75_RKNSEL42_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC75_RKNSEL42_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC75_RKNSEL42_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL42_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL42_MASK)

#define C_VFCCU_FHFLTRKC75_RKNSEL43_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC75_RKNSEL43_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC75_RKNSEL43_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL43_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL43_MASK)

#define C_VFCCU_FHFLTRKC75_RKNSEL44_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC75_RKNSEL44_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC75_RKNSEL44_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL44_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL44_MASK)

#define C_VFCCU_FHFLTRKC75_RKNSEL45_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC75_RKNSEL45_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC75_RKNSEL45_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL45_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL45_MASK)

#define C_VFCCU_FHFLTRKC75_RKNSEL46_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC75_RKNSEL46_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC75_RKNSEL46_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL46_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL46_MASK)

#define C_VFCCU_FHFLTRKC75_RKNSEL47_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC75_RKNSEL47_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC75_RKNSEL47_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC75_RKNSEL47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC75_RKNSEL47_SHIFT)) & C_VFCCU_FHFLTRKC75_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC76 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC76_RKNSEL48_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC76_RKNSEL48_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC76_RKNSEL48_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL48_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL48_MASK)

#define C_VFCCU_FHFLTRKC76_RKNSEL49_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC76_RKNSEL49_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC76_RKNSEL49_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL49_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL49_MASK)

#define C_VFCCU_FHFLTRKC76_RKNSEL50_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC76_RKNSEL50_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC76_RKNSEL50_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL50(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL50_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL50_MASK)

#define C_VFCCU_FHFLTRKC76_RKNSEL51_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC76_RKNSEL51_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC76_RKNSEL51_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL51(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL51_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL51_MASK)

#define C_VFCCU_FHFLTRKC76_RKNSEL52_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC76_RKNSEL52_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC76_RKNSEL52_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL52(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL52_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL52_MASK)

#define C_VFCCU_FHFLTRKC76_RKNSEL53_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC76_RKNSEL53_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC76_RKNSEL53_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL53(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL53_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL53_MASK)

#define C_VFCCU_FHFLTRKC76_RKNSEL54_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC76_RKNSEL54_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC76_RKNSEL54_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL54(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL54_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL54_MASK)

#define C_VFCCU_FHFLTRKC76_RKNSEL55_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC76_RKNSEL55_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC76_RKNSEL55_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC76_RKNSEL55(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC76_RKNSEL55_SHIFT)) & C_VFCCU_FHFLTRKC76_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC77 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC77_RKNSEL56_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC77_RKNSEL56_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC77_RKNSEL56_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL56(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL56_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL56_MASK)

#define C_VFCCU_FHFLTRKC77_RKNSEL57_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC77_RKNSEL57_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC77_RKNSEL57_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL57(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL57_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL57_MASK)

#define C_VFCCU_FHFLTRKC77_RKNSEL58_MASK         (0x700U)
#define C_VFCCU_FHFLTRKC77_RKNSEL58_SHIFT        (8U)
#define C_VFCCU_FHFLTRKC77_RKNSEL58_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL58(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL58_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL58_MASK)

#define C_VFCCU_FHFLTRKC77_RKNSEL59_MASK         (0x7000U)
#define C_VFCCU_FHFLTRKC77_RKNSEL59_SHIFT        (12U)
#define C_VFCCU_FHFLTRKC77_RKNSEL59_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL59(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL59_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL59_MASK)

#define C_VFCCU_FHFLTRKC77_RKNSEL60_MASK         (0x70000U)
#define C_VFCCU_FHFLTRKC77_RKNSEL60_SHIFT        (16U)
#define C_VFCCU_FHFLTRKC77_RKNSEL60_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL60(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL60_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL60_MASK)

#define C_VFCCU_FHFLTRKC77_RKNSEL61_MASK         (0x700000U)
#define C_VFCCU_FHFLTRKC77_RKNSEL61_SHIFT        (20U)
#define C_VFCCU_FHFLTRKC77_RKNSEL61_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL61(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL61_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL61_MASK)

#define C_VFCCU_FHFLTRKC77_RKNSEL62_MASK         (0x7000000U)
#define C_VFCCU_FHFLTRKC77_RKNSEL62_SHIFT        (24U)
#define C_VFCCU_FHFLTRKC77_RKNSEL62_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL62(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL62_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL62_MASK)

#define C_VFCCU_FHFLTRKC77_RKNSEL63_MASK         (0x70000000U)
#define C_VFCCU_FHFLTRKC77_RKNSEL63_SHIFT        (28U)
#define C_VFCCU_FHFLTRKC77_RKNSEL63_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC77_RKNSEL63(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC77_RKNSEL63_SHIFT)) & C_VFCCU_FHFLTRKC77_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC78 - Fault Reaction Set Configuration */
/*! @{ */

#define C_VFCCU_FHFLTRKC78_RKNSEL64_MASK         (0x7U)
#define C_VFCCU_FHFLTRKC78_RKNSEL64_SHIFT        (0U)
#define C_VFCCU_FHFLTRKC78_RKNSEL64_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC78_RKNSEL64(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC78_RKNSEL64_SHIFT)) & C_VFCCU_FHFLTRKC78_RKNSEL64_MASK)

#define C_VFCCU_FHFLTRKC78_RKNSEL65_MASK         (0x70U)
#define C_VFCCU_FHFLTRKC78_RKNSEL65_SHIFT        (4U)
#define C_VFCCU_FHFLTRKC78_RKNSEL65_WIDTH        (3U)
#define C_VFCCU_FHFLTRKC78_RKNSEL65(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHFLTRKC78_RKNSEL65_SHIFT)) & C_VFCCU_FHFLTRKC78_RKNSEL65_MASK)
/*! @} */

/*! @name FHIMRKC7_00 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC7_00_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC7_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC7_00_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC7_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC7_00_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC7_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC7_00_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC7_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC7_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC7_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC7_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC7_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC7_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC7_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC7_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC7_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC7_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC7_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC7_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC7_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC7_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC7_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC7_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC7_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC7_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC7_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC7_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC7_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC7_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC7_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC7_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC7_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC7_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC7_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC7_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC7_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC7_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_00_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC7_00_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC7_01 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC7_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC7_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC7_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC7_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC7_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC7_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC7_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC7_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC7_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC7_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC7_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC7_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC7_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC7_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC7_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC7_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC7_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC7_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC7_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_01_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC7_01_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC7_00 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_00_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC7_00_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC7_00_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC7_00_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC7_00_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC7_00_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC7_00_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC7_00_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC7_00_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC7_00_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC7_00_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC7_00_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC7_00_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC7_00_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC7_00_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC7_00_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC7_00_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC7_00_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC7_00_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC7_00_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC7_00_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC7_00_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC7_00_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC7_00_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC7_00_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC7_00_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_00_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_00_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_00_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_00_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_00_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_00_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_00_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_00_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC7_00_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC7_00_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC7_00_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC7_00_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC7_00_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC7_00_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC7_00_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC7_00_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC7_00_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC7_00_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC7_00_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC7_00_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_00_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_00_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC7_00_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC7_01 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_01_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_01_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_01_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_01_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_01_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_01_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_01_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC7_01_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC7_01_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC7_01_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC7_01_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC7_01_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC7_01_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC7_01_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC7_01_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC7_01_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC7_01_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC7_01_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC7_01_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC7_01_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC7_01_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC7_01_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC7_01_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC7_01_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC7_01_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_01_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_01_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_01_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_01_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_01_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_01_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_01_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC7_01_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_01_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_01_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_01_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_01_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC7_01_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC7_10 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC7_10_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC7_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC7_10_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC7_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC7_10_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC7_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC7_10_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC7_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC7_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC7_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC7_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC7_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC7_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC7_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC7_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC7_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC7_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC7_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC7_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC7_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC7_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC7_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC7_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC7_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC7_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC7_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC7_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC7_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC7_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC7_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC7_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC7_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC7_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC7_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC7_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC7_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC7_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_10_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC7_10_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC7_11 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC7_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC7_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC7_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC7_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC7_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC7_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC7_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC7_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC7_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC7_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC7_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC7_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC7_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC7_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC7_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC7_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC7_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC7_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC7_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_11_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC7_11_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC7_10 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_10_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC7_10_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC7_10_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC7_10_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC7_10_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC7_10_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC7_10_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC7_10_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC7_10_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC7_10_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC7_10_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC7_10_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC7_10_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC7_10_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC7_10_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC7_10_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC7_10_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC7_10_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC7_10_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC7_10_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC7_10_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC7_10_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC7_10_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC7_10_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC7_10_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC7_10_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_10_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_10_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_10_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_10_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_10_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_10_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_10_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_10_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC7_10_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC7_10_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC7_10_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC7_10_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC7_10_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC7_10_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC7_10_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC7_10_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC7_10_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC7_10_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC7_10_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC7_10_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_10_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_10_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC7_10_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC7_11 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_11_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_11_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_11_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_11_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_11_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_11_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_11_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC7_11_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC7_11_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC7_11_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC7_11_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC7_11_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC7_11_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC7_11_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC7_11_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC7_11_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC7_11_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC7_11_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC7_11_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC7_11_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC7_11_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC7_11_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC7_11_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC7_11_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC7_11_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_11_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_11_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_11_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_11_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_11_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_11_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_11_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC7_11_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_11_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_11_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_11_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_11_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC7_11_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC7_20 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC7_20_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC7_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC7_20_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC7_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC7_20_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC7_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC7_20_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC7_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC7_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC7_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC7_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC7_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC7_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC7_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC7_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC7_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC7_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC7_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC7_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC7_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC7_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC7_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC7_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC7_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC7_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC7_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC7_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC7_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC7_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC7_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC7_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC7_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC7_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC7_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC7_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC7_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC7_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_20_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC7_20_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC7_21 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC7_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC7_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC7_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC7_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC7_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC7_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC7_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC7_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC7_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC7_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC7_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC7_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC7_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC7_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC7_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC7_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC7_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC7_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC7_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_21_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC7_21_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC7_20 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_20_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC7_20_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC7_20_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC7_20_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC7_20_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC7_20_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC7_20_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC7_20_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC7_20_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC7_20_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC7_20_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC7_20_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC7_20_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC7_20_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC7_20_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC7_20_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC7_20_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC7_20_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC7_20_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC7_20_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC7_20_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC7_20_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC7_20_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC7_20_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC7_20_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC7_20_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_20_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_20_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_20_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_20_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_20_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_20_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_20_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_20_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC7_20_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC7_20_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC7_20_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC7_20_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC7_20_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC7_20_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC7_20_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC7_20_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC7_20_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC7_20_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC7_20_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC7_20_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_20_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_20_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC7_20_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC7_21 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_21_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_21_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_21_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_21_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_21_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_21_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_21_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC7_21_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC7_21_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC7_21_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC7_21_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC7_21_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC7_21_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC7_21_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC7_21_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC7_21_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC7_21_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC7_21_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC7_21_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC7_21_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC7_21_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC7_21_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC7_21_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC7_21_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC7_21_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_21_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_21_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_21_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_21_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_21_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_21_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_21_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC7_21_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_21_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_21_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_21_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_21_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC7_21_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC7_30 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC7_30_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC7_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC7_30_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC7_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC7_30_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC7_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC7_30_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC7_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC7_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC7_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC7_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC7_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC7_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC7_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC7_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC7_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC7_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC7_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC7_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC7_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC7_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC7_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC7_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC7_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC7_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC7_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC7_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC7_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC7_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC7_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC7_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC7_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC7_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC7_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC7_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC7_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC7_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_30_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC7_30_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC7_31 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC7_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC7_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC7_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC7_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC7_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC7_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC7_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC7_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC7_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC7_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC7_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC7_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC7_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC7_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC7_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC7_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC7_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC7_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC7_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_31_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC7_31_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC7_30 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_30_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC7_30_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC7_30_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC7_30_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC7_30_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC7_30_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC7_30_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC7_30_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC7_30_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC7_30_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC7_30_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC7_30_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC7_30_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC7_30_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC7_30_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC7_30_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC7_30_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC7_30_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC7_30_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC7_30_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC7_30_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC7_30_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC7_30_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC7_30_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC7_30_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC7_30_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_30_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_30_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_30_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_30_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_30_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_30_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_30_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_30_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC7_30_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC7_30_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC7_30_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC7_30_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC7_30_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC7_30_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC7_30_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC7_30_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC7_30_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC7_30_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC7_30_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC7_30_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_30_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_30_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC7_30_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC7_31 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_31_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_31_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_31_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_31_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_31_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_31_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_31_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC7_31_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC7_31_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC7_31_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC7_31_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC7_31_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC7_31_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC7_31_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC7_31_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC7_31_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC7_31_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC7_31_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC7_31_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC7_31_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC7_31_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC7_31_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC7_31_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC7_31_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC7_31_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_31_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_31_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_31_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_31_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_31_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_31_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_31_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC7_31_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_31_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_31_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_31_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_31_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC7_31_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC7_40 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC7_40_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC7_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC7_40_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC7_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC7_40_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC7_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC7_40_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC7_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC7_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC7_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC7_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC7_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC7_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC7_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC7_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC7_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC7_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC7_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC7_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC7_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC7_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC7_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC7_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC7_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC7_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC7_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC7_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC7_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC7_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC7_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC7_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC7_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC7_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC7_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC7_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC7_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC7_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_40_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC7_40_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC7_41 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC7_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC7_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC7_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC7_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC7_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC7_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC7_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC7_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC7_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC7_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC7_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC7_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC7_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC7_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC7_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC7_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC7_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC7_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC7_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_41_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC7_41_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC7_40 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_40_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC7_40_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC7_40_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC7_40_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC7_40_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC7_40_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC7_40_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC7_40_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC7_40_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC7_40_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC7_40_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC7_40_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC7_40_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC7_40_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC7_40_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC7_40_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC7_40_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC7_40_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC7_40_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC7_40_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC7_40_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC7_40_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC7_40_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC7_40_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC7_40_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC7_40_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_40_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_40_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_40_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_40_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_40_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_40_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_40_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_40_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC7_40_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC7_40_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC7_40_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC7_40_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC7_40_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC7_40_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC7_40_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC7_40_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC7_40_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC7_40_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC7_40_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC7_40_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_40_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_40_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC7_40_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC7_41 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_41_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_41_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_41_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_41_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_41_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_41_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_41_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC7_41_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC7_41_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC7_41_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC7_41_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC7_41_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC7_41_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC7_41_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC7_41_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC7_41_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC7_41_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC7_41_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC7_41_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC7_41_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC7_41_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC7_41_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC7_41_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC7_41_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC7_41_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_41_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_41_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_41_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_41_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_41_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_41_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_41_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC7_41_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_41_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_41_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_41_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_41_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC7_41_RKNEN49_MASK)
/*! @} */

/*! @name FHIMRKC7_50 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_EOUTEN0_SHIFT)) & C_VFCCU_FHIMRKC7_50_EOUTEN0_MASK)

#define C_VFCCU_FHIMRKC7_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_EOUTEN1_SHIFT)) & C_VFCCU_FHIMRKC7_50_EOUTEN1_MASK)

#define C_VFCCU_FHIMRKC7_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_EOUTEN2_SHIFT)) & C_VFCCU_FHIMRKC7_50_EOUTEN2_MASK)

#define C_VFCCU_FHIMRKC7_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_EOUTEN3_SHIFT)) & C_VFCCU_FHIMRKC7_50_EOUTEN3_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHIMRKC7_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHIMRKC7_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN0_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN0_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHIMRKC7_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHIMRKC7_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN1_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN1_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHIMRKC7_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHIMRKC7_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN2_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN2_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHIMRKC7_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHIMRKC7_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN3_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN3_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHIMRKC7_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHIMRKC7_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN4_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN4_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHIMRKC7_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHIMRKC7_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN5_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN5_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHIMRKC7_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHIMRKC7_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN6_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN6_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHIMRKC7_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHIMRKC7_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN7_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN7_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHIMRKC7_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN8_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN8_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHIMRKC7_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN9_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN9_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN10_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN10_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN11_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN11_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN12_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN12_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN13_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN13_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN14_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN14_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN15_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN15_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN16_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN16_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN17_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN17_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHIMRKC7_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN18_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN18_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHIMRKC7_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN19_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN19_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHIMRKC7_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN20_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN20_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHIMRKC7_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN21_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN21_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHIMRKC7_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN22_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN22_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHIMRKC7_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN23_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN23_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHIMRKC7_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN24_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN24_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHIMRKC7_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN25_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN25_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHIMRKC7_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN26_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN26_MASK)

#define C_VFCCU_FHIMRKC7_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHIMRKC7_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHIMRKC7_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_50_RKNEN27_SHIFT)) & C_VFCCU_FHIMRKC7_50_RKNEN27_MASK)
/*! @} */

/*! @name FHIMRKC7_51 - Immediate Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHIMRKC7_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHIMRKC7_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN28_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN28_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHIMRKC7_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN29_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN29_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHIMRKC7_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHIMRKC7_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN30_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN30_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHIMRKC7_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHIMRKC7_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN31_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN31_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHIMRKC7_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHIMRKC7_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN32_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN32_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHIMRKC7_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHIMRKC7_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN33_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN33_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHIMRKC7_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHIMRKC7_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN34_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN34_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHIMRKC7_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHIMRKC7_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN35_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN35_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHIMRKC7_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHIMRKC7_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN36_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN36_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHIMRKC7_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHIMRKC7_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN37_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN37_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHIMRKC7_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHIMRKC7_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN38_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN38_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHIMRKC7_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHIMRKC7_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN39_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN39_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHIMRKC7_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN40_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN40_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHIMRKC7_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN41_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN41_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHIMRKC7_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN42_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN42_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHIMRKC7_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN43_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN43_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHIMRKC7_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN44_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN44_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHIMRKC7_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN45_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN45_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHIMRKC7_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN46_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN46_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHIMRKC7_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN47_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN47_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHIMRKC7_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN48_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN48_MASK)

#define C_VFCCU_FHIMRKC7_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHIMRKC7_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHIMRKC7_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHIMRKC7_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHIMRKC7_51_RKNEN49_SHIFT)) & C_VFCCU_FHIMRKC7_51_RKNEN49_MASK)
/*! @} */

/*! @name FHDLRKC7_50 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_50_EOUTEN0_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN0_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN0_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN0(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_EOUTEN0_SHIFT)) & C_VFCCU_FHDLRKC7_50_EOUTEN0_MASK)

#define C_VFCCU_FHDLRKC7_50_EOUTEN1_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN1_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN1_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN1(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_EOUTEN1_SHIFT)) & C_VFCCU_FHDLRKC7_50_EOUTEN1_MASK)

#define C_VFCCU_FHDLRKC7_50_EOUTEN2_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN2_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN2_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN2(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_EOUTEN2_SHIFT)) & C_VFCCU_FHDLRKC7_50_EOUTEN2_MASK)

#define C_VFCCU_FHDLRKC7_50_EOUTEN3_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN3_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN3_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_EOUTEN3(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_EOUTEN3_SHIFT)) & C_VFCCU_FHDLRKC7_50_EOUTEN3_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN0_MASK          (0x10U)
#define C_VFCCU_FHDLRKC7_50_RKNEN0_SHIFT         (4U)
#define C_VFCCU_FHDLRKC7_50_RKNEN0_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN0(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN0_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN0_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN1_MASK          (0x20U)
#define C_VFCCU_FHDLRKC7_50_RKNEN1_SHIFT         (5U)
#define C_VFCCU_FHDLRKC7_50_RKNEN1_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN1(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN1_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN1_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN2_MASK          (0x40U)
#define C_VFCCU_FHDLRKC7_50_RKNEN2_SHIFT         (6U)
#define C_VFCCU_FHDLRKC7_50_RKNEN2_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN2(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN2_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN2_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN3_MASK          (0x80U)
#define C_VFCCU_FHDLRKC7_50_RKNEN3_SHIFT         (7U)
#define C_VFCCU_FHDLRKC7_50_RKNEN3_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN3(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN3_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN3_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN4_MASK          (0x100U)
#define C_VFCCU_FHDLRKC7_50_RKNEN4_SHIFT         (8U)
#define C_VFCCU_FHDLRKC7_50_RKNEN4_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN4(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN4_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN4_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN5_MASK          (0x200U)
#define C_VFCCU_FHDLRKC7_50_RKNEN5_SHIFT         (9U)
#define C_VFCCU_FHDLRKC7_50_RKNEN5_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN5(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN5_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN5_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN6_MASK          (0x400U)
#define C_VFCCU_FHDLRKC7_50_RKNEN6_SHIFT         (10U)
#define C_VFCCU_FHDLRKC7_50_RKNEN6_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN6(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN6_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN6_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN7_MASK          (0x800U)
#define C_VFCCU_FHDLRKC7_50_RKNEN7_SHIFT         (11U)
#define C_VFCCU_FHDLRKC7_50_RKNEN7_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN7(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN7_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN7_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN8_MASK          (0x1000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN8_SHIFT         (12U)
#define C_VFCCU_FHDLRKC7_50_RKNEN8_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN8(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN8_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN8_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN9_MASK          (0x2000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN9_SHIFT         (13U)
#define C_VFCCU_FHDLRKC7_50_RKNEN9_WIDTH         (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN9(x)            (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN9_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN9_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN10_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN10_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_50_RKNEN10_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN10(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN10_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN10_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN11_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN11_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_50_RKNEN11_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN11(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN11_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN11_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN12_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN12_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_50_RKNEN12_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN12(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN12_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN12_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN13_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN13_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_50_RKNEN13_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN13(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN13_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN13_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN14_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN14_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_50_RKNEN14_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN14(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN14_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN14_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN15_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN15_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_50_RKNEN15_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN15(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN15_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN15_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN16_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN16_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_50_RKNEN16_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN16(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN16_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN16_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN17_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN17_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_50_RKNEN17_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN17(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN17_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN17_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN18_MASK         (0x400000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN18_SHIFT        (22U)
#define C_VFCCU_FHDLRKC7_50_RKNEN18_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN18(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN18_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN18_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN19_MASK         (0x800000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN19_SHIFT        (23U)
#define C_VFCCU_FHDLRKC7_50_RKNEN19_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN19(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN19_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN19_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN20_MASK         (0x1000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN20_SHIFT        (24U)
#define C_VFCCU_FHDLRKC7_50_RKNEN20_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN20(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN20_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN20_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN21_MASK         (0x2000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN21_SHIFT        (25U)
#define C_VFCCU_FHDLRKC7_50_RKNEN21_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN21(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN21_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN21_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN22_MASK         (0x4000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN22_SHIFT        (26U)
#define C_VFCCU_FHDLRKC7_50_RKNEN22_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN22(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN22_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN22_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN23_MASK         (0x8000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN23_SHIFT        (27U)
#define C_VFCCU_FHDLRKC7_50_RKNEN23_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN23(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN23_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN23_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN24_MASK         (0x10000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN24_SHIFT        (28U)
#define C_VFCCU_FHDLRKC7_50_RKNEN24_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN24(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN24_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN24_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN25_MASK         (0x20000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN25_SHIFT        (29U)
#define C_VFCCU_FHDLRKC7_50_RKNEN25_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN25(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN25_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN25_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN26_MASK         (0x40000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN26_SHIFT        (30U)
#define C_VFCCU_FHDLRKC7_50_RKNEN26_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN26(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN26_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN26_MASK)

#define C_VFCCU_FHDLRKC7_50_RKNEN27_MASK         (0x80000000U)
#define C_VFCCU_FHDLRKC7_50_RKNEN27_SHIFT        (31U)
#define C_VFCCU_FHDLRKC7_50_RKNEN27_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_50_RKNEN27(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_50_RKNEN27_SHIFT)) & C_VFCCU_FHDLRKC7_50_RKNEN27_MASK)
/*! @} */

/*! @name FHDLRKC7_51 - Delayed Reaction Configuration */
/*! @{ */

#define C_VFCCU_FHDLRKC7_51_RKNEN28_MASK         (0x1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN28_SHIFT        (0U)
#define C_VFCCU_FHDLRKC7_51_RKNEN28_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN28(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN28_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN28_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN29_MASK         (0x2U)
#define C_VFCCU_FHDLRKC7_51_RKNEN29_SHIFT        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN29_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN29(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN29_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN29_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN30_MASK         (0x4U)
#define C_VFCCU_FHDLRKC7_51_RKNEN30_SHIFT        (2U)
#define C_VFCCU_FHDLRKC7_51_RKNEN30_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN30(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN30_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN30_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN31_MASK         (0x8U)
#define C_VFCCU_FHDLRKC7_51_RKNEN31_SHIFT        (3U)
#define C_VFCCU_FHDLRKC7_51_RKNEN31_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN31(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN31_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN31_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN32_MASK         (0x10U)
#define C_VFCCU_FHDLRKC7_51_RKNEN32_SHIFT        (4U)
#define C_VFCCU_FHDLRKC7_51_RKNEN32_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN32(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN32_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN32_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN33_MASK         (0x20U)
#define C_VFCCU_FHDLRKC7_51_RKNEN33_SHIFT        (5U)
#define C_VFCCU_FHDLRKC7_51_RKNEN33_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN33(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN33_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN33_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN34_MASK         (0x40U)
#define C_VFCCU_FHDLRKC7_51_RKNEN34_SHIFT        (6U)
#define C_VFCCU_FHDLRKC7_51_RKNEN34_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN34(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN34_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN34_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN35_MASK         (0x80U)
#define C_VFCCU_FHDLRKC7_51_RKNEN35_SHIFT        (7U)
#define C_VFCCU_FHDLRKC7_51_RKNEN35_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN35(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN35_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN35_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN36_MASK         (0x100U)
#define C_VFCCU_FHDLRKC7_51_RKNEN36_SHIFT        (8U)
#define C_VFCCU_FHDLRKC7_51_RKNEN36_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN36(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN36_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN36_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN37_MASK         (0x200U)
#define C_VFCCU_FHDLRKC7_51_RKNEN37_SHIFT        (9U)
#define C_VFCCU_FHDLRKC7_51_RKNEN37_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN37(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN37_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN37_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN38_MASK         (0x400U)
#define C_VFCCU_FHDLRKC7_51_RKNEN38_SHIFT        (10U)
#define C_VFCCU_FHDLRKC7_51_RKNEN38_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN38(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN38_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN38_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN39_MASK         (0x800U)
#define C_VFCCU_FHDLRKC7_51_RKNEN39_SHIFT        (11U)
#define C_VFCCU_FHDLRKC7_51_RKNEN39_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN39(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN39_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN39_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN40_MASK         (0x1000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN40_SHIFT        (12U)
#define C_VFCCU_FHDLRKC7_51_RKNEN40_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN40(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN40_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN40_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN41_MASK         (0x2000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN41_SHIFT        (13U)
#define C_VFCCU_FHDLRKC7_51_RKNEN41_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN41(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN41_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN41_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN42_MASK         (0x4000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN42_SHIFT        (14U)
#define C_VFCCU_FHDLRKC7_51_RKNEN42_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN42(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN42_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN42_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN43_MASK         (0x8000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN43_SHIFT        (15U)
#define C_VFCCU_FHDLRKC7_51_RKNEN43_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN43(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN43_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN43_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN44_MASK         (0x10000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN44_SHIFT        (16U)
#define C_VFCCU_FHDLRKC7_51_RKNEN44_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN44(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN44_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN44_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN45_MASK         (0x20000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN45_SHIFT        (17U)
#define C_VFCCU_FHDLRKC7_51_RKNEN45_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN45(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN45_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN45_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN46_MASK         (0x40000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN46_SHIFT        (18U)
#define C_VFCCU_FHDLRKC7_51_RKNEN46_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN46(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN46_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN46_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN47_MASK         (0x80000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN47_SHIFT        (19U)
#define C_VFCCU_FHDLRKC7_51_RKNEN47_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN47(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN47_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN47_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN48_MASK         (0x100000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN48_SHIFT        (20U)
#define C_VFCCU_FHDLRKC7_51_RKNEN48_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN48(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN48_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN48_MASK)

#define C_VFCCU_FHDLRKC7_51_RKNEN49_MASK         (0x200000U)
#define C_VFCCU_FHDLRKC7_51_RKNEN49_SHIFT        (21U)
#define C_VFCCU_FHDLRKC7_51_RKNEN49_WIDTH        (1U)
#define C_VFCCU_FHDLRKC7_51_RKNEN49(x)           (((uint32_t)(((uint32_t)(x)) << C_VFCCU_FHDLRKC7_51_RKNEN49_SHIFT)) & C_VFCCU_FHDLRKC7_51_RKNEN49_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group C_VFCCU_Register_Masks */

/*!
 * @}
 */ /* end of group C_VFCCU_Peripheral_Access_Layer */

#endif  /* #if !defined(S32Z2_C_VFCCU_H_) */
