vendor_name = ModelSim
source_file = 1, C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd
source_file = 1, C:/Users/DELL/Documents/VHDL/CPU-ALU/display7segmentos/display7seg_hex.vhd
source_file = 1, ../display7segmentos/alu_test.vhd
source_file = 1, C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/db/alu_test.cbx.xml
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd
design_name = ALU_TEST
instance = comp, \segments_0[0]~output\, segments_0[0]~output, ALU_TEST, 1
instance = comp, \segments_0[1]~output\, segments_0[1]~output, ALU_TEST, 1
instance = comp, \segments_0[2]~output\, segments_0[2]~output, ALU_TEST, 1
instance = comp, \segments_0[3]~output\, segments_0[3]~output, ALU_TEST, 1
instance = comp, \segments_0[4]~output\, segments_0[4]~output, ALU_TEST, 1
instance = comp, \segments_0[5]~output\, segments_0[5]~output, ALU_TEST, 1
instance = comp, \segments_0[6]~output\, segments_0[6]~output, ALU_TEST, 1
instance = comp, \segments_1[0]~output\, segments_1[0]~output, ALU_TEST, 1
instance = comp, \segments_1[1]~output\, segments_1[1]~output, ALU_TEST, 1
instance = comp, \segments_1[2]~output\, segments_1[2]~output, ALU_TEST, 1
instance = comp, \segments_1[3]~output\, segments_1[3]~output, ALU_TEST, 1
instance = comp, \segments_1[4]~output\, segments_1[4]~output, ALU_TEST, 1
instance = comp, \segments_1[5]~output\, segments_1[5]~output, ALU_TEST, 1
instance = comp, \segments_1[6]~output\, segments_1[6]~output, ALU_TEST, 1
instance = comp, \NZVC[0]~output\, NZVC[0]~output, ALU_TEST, 1
instance = comp, \NZVC[1]~output\, NZVC[1]~output, ALU_TEST, 1
instance = comp, \NZVC[2]~output\, NZVC[2]~output, ALU_TEST, 1
instance = comp, \NZVC[3]~output\, NZVC[3]~output, ALU_TEST, 1
instance = comp, \A[0]~input\, A[0]~input, ALU_TEST, 1
instance = comp, \A[1]~input\, A[1]~input, ALU_TEST, 1
instance = comp, \A[2]~input\, A[2]~input, ALU_TEST, 1
instance = comp, \A[3]~input\, A[3]~input, ALU_TEST, 1
instance = comp, \A[4]~input\, A[4]~input, ALU_TEST, 1
instance = comp, \A[5]~input\, A[5]~input, ALU_TEST, 1
instance = comp, \A[6]~input\, A[6]~input, ALU_TEST, 1
instance = comp, \A[7]~input\, A[7]~input, ALU_TEST, 1
instance = comp, \B[0]~input\, B[0]~input, ALU_TEST, 1
instance = comp, \B[1]~input\, B[1]~input, ALU_TEST, 1
instance = comp, \B[2]~input\, B[2]~input, ALU_TEST, 1
instance = comp, \B[3]~input\, B[3]~input, ALU_TEST, 1
instance = comp, \B[4]~input\, B[4]~input, ALU_TEST, 1
instance = comp, \B[5]~input\, B[5]~input, ALU_TEST, 1
instance = comp, \B[6]~input\, B[6]~input, ALU_TEST, 1
instance = comp, \B[7]~input\, B[7]~input, ALU_TEST, 1
instance = comp, \ALU_Sel[0]~input\, ALU_Sel[0]~input, ALU_TEST, 1
instance = comp, \ALU_Sel[1]~input\, ALU_Sel[1]~input, ALU_TEST, 1
