Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 20 13:16:04 2024
| Host         : DESKTOP-TUDSMRQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FrecDiv/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.858        0.000                      0                  710        0.160        0.000                      0                  710        4.020        0.000                       0                   326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.858        0.000                      0                  710        0.160        0.000                      0                  710        4.020        0.000                       0                   326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.421ns (27.903%)  route 3.672ns (72.097%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.715     5.318    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=16, routed)          1.207     6.981    Accelerometer/ADXL_Control/SPI_Interface/StC_Spi_Trans[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.154     7.135 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_5/O
                         net (fo=1, routed)           1.211     8.346    Accelerometer/ADXL_Control/SPI_Interface/StN_Spi_Trans[1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.356     8.702 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_3/O
                         net (fo=1, routed)           0.692     9.395    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.331     9.726 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_2/O
                         net (fo=2, routed)           0.561    10.286    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_2_n_0
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.124    10.410 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[0]_i_1/O
                         net (fo=1, routed)           0.000    10.410    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[0]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.593    15.016    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.029    15.268    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.415ns (27.818%)  route 3.672ns (72.182%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.715     5.318    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=16, routed)          1.207     6.981    Accelerometer/ADXL_Control/SPI_Interface/StC_Spi_Trans[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.154     7.135 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_5/O
                         net (fo=1, routed)           1.211     8.346    Accelerometer/ADXL_Control/SPI_Interface/StN_Spi_Trans[1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.356     8.702 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_3/O
                         net (fo=1, routed)           0.692     9.395    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.331     9.726 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_2/O
                         net (fo=2, routed)           0.561    10.286    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_2_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.118    10.404 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_1/O
                         net (fo=1, routed)           0.000    10.404    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC[1]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.593    15.016    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    15.314    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Cmd_Reg_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.730ns (18.160%)  route 3.290ns (81.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.715     5.318    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=16, routed)          1.391     7.165    Accelerometer/ADXL_Control/StC_Spi_Trans[1]
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.124     7.289 r  Accelerometer/ADXL_Control/Cmd_Reg[1][3]_i_1/O
                         net (fo=17, routed)          0.854     8.143    Accelerometer/ADXL_Control/StartSpiSendRec
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.293 r  Accelerometer/ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=6, routed)           1.044     9.338    Accelerometer/ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X1Y70          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.594    15.017    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][4]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.633    14.607    Accelerometer/ADXL_Control/Cmd_Reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Cmd_Reg_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.730ns (18.160%)  route 3.290ns (81.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.715     5.318    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=16, routed)          1.391     7.165    Accelerometer/ADXL_Control/StC_Spi_Trans[1]
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.124     7.289 r  Accelerometer/ADXL_Control/Cmd_Reg[1][3]_i_1/O
                         net (fo=17, routed)          0.854     8.143    Accelerometer/ADXL_Control/StartSpiSendRec
    SLICE_X8Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.293 r  Accelerometer/ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=6, routed)           1.044     9.338    Accelerometer/ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X1Y70          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.594    15.017    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][5]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.633    14.607    Accelerometer/ADXL_Control/Cmd_Reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.121%)  route 3.352ns (77.879%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.714     5.317    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/Q
                         net (fo=2, routed)           1.025     6.798    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5/O
                         net (fo=1, routed)           0.452     7.373    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.639     8.137    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.433     8.693    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.817 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.803     9.620    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.509    14.932    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDRE (Setup_fdre_C_CE)      -0.169    14.986    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.121%)  route 3.352ns (77.879%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.714     5.317    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/Q
                         net (fo=2, routed)           1.025     6.798    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5/O
                         net (fo=1, routed)           0.452     7.373    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.639     8.137    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.433     8.693    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.817 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.803     9.620    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.509    14.932    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDRE (Setup_fdre_C_CE)      -0.169    14.986    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.121%)  route 3.352ns (77.879%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.714     5.317    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/Q
                         net (fo=2, routed)           1.025     6.798    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5/O
                         net (fo=1, routed)           0.452     7.373    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.639     8.137    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.433     8.693    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.817 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.803     9.620    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.509    14.932    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDRE (Setup_fdre_C_CE)      -0.169    14.986    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.121%)  route 3.352ns (77.879%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.714     5.317    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/Q
                         net (fo=2, routed)           1.025     6.798    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     6.922 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5/O
                         net (fo=1, routed)           0.452     7.373    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_5_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.497 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.639     8.137    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.433     8.693    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     8.817 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.803     9.620    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.509    14.932    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDRE (Setup_fdre_C_CE)      -0.169    14.986    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Cmd_Reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.704ns (17.295%)  route 3.367ns (82.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.715     5.318    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=16, routed)          1.391     7.165    Accelerometer/ADXL_Control/StC_Spi_Trans[1]
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.124     7.289 r  Accelerometer/ADXL_Control/Cmd_Reg[1][3]_i_1/O
                         net (fo=17, routed)          0.978     8.267    Accelerometer/ADXL_Control/StartSpiSendRec
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  Accelerometer/ADXL_Control/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.998     9.388    Accelerometer/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.591    15.014    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[0][1]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429    14.825    Accelerometer/ADXL_Control/Cmd_Reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Cmd_Reg_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.704ns (17.295%)  route 3.367ns (82.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.715     5.318    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=16, routed)          1.391     7.165    Accelerometer/ADXL_Control/StC_Spi_Trans[1]
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.124     7.289 r  Accelerometer/ADXL_Control/Cmd_Reg[1][3]_i_1/O
                         net (fo=17, routed)          0.978     8.267    Accelerometer/ADXL_Control/StartSpiSendRec
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  Accelerometer/ADXL_Control/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.998     9.388    Accelerometer/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.591    15.014    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[0][4]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429    14.825    Accelerometer/ADXL_Control/Cmd_Reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.595     1.514    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.087     1.742    Accelerometer/ADXL_Control/Cmd_Reg_reg[1][1]
    SLICE_X5Y69          FDSE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.864     2.029    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y69          FDSE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y69          FDSE (Hold_fdse_C_D)         0.055     1.582    Accelerometer/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Accelerometer/ADXL_Control/Data_Reg_reg[6][7]/Q
                         net (fo=2, routed)           0.111     1.736    Accelerometer/ADXL_Control/in[15]
    SLICE_X15Y77         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.833     1.998    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y77         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][7]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X15Y77         FDRE (Hold_fdre_C_D)         0.078     1.575    Accelerometer/ADXL_Control/Data_Reg_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.566     1.485    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[13]/Q
                         net (fo=2, routed)           0.127     1.753    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[13]
    SLICE_X9Y79          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_reg[9]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.070     1.590    Accelerometer/ADXL_Control/ACCEL_Y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Accelerometer/ADXL_Control/Data_Reg_reg[6][4]/Q
                         net (fo=3, routed)           0.124     1.749    Accelerometer/ADXL_Control/in[12]
    SLICE_X15Y77         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.833     1.998    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y77         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][4]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X15Y77         FDRE (Hold_fdre_C_D)         0.075     1.572    Accelerometer/ADXL_Control/Data_Reg_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.596     1.515    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  Accelerometer/ADXL_Control/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.083     1.762    Accelerometer/ADXL_Control/Cmd_Reg_reg[2][4]
    SLICE_X3Y69          FDRE                                         r  Accelerometer/ADXL_Control/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.867     2.032    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  Accelerometer/ADXL_Control/D_Send_reg[4]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.055     1.583    Accelerometer/ADXL_Control/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.590     1.509    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.109     1.759    Accelerometer/ADXL_Control/Adxl_Conf_Err
    SLICE_X4Y75          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.858     2.023    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[1][7]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.057     1.579    Accelerometer/ADXL_Control/Data_Reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]/Q
                         net (fo=2, routed)           0.128     1.776    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.834     1.999    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[3]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.072     1.591    Accelerometer/ADXL_Control/ACCEL_Z_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.566     1.485    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[9]/Q
                         net (fo=2, routed)           0.128     1.777    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[9]
    SLICE_X9Y79          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.070     1.590    Accelerometer/ADXL_Control/ACCEL_Z_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.641%)  route 0.143ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[7]/Q
                         net (fo=2, routed)           0.143     1.768    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[7]
    SLICE_X12Y77         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.833     1.998    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.063     1.581    Accelerometer/ADXL_Control/ACCEL_Y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Cmd_Reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/D_Send_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.570%)  route 0.143ns (50.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.594     1.513    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Accelerometer/ADXL_Control/Cmd_Reg_reg[2][6]/Q
                         net (fo=1, routed)           0.143     1.798    Accelerometer/ADXL_Control/Cmd_Reg_reg[2][6]
    SLICE_X3Y70          FDRE                                         r  Accelerometer/ADXL_Control/D_Send_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.866     2.031    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  Accelerometer/ADXL_Control/D_Send_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.057     1.608    Accelerometer/ADXL_Control/D_Send_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y84    Accelerometer/RESET_INT_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y84    Accelerometer/cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y84    Accelerometer/cnt_acc_reset_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y84    Accelerometer/cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y84    Accelerometer/cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y84    Accelerometer/cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y84    Accelerometer/cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y84    Accelerometer/cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y84    Accelerometer/cnt_acc_reset_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y79     Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.696ns  (logic 4.737ns (37.314%)  route 7.959ns (62.686%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          1.902     2.358    fsm_inst/Q[0]
    SLICE_X30Y115        MUXF8 (Prop_muxf8_S_O)       0.283     2.641 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.229     3.870    RingCount/SEGMENTS_OBUF[4]_inst_i_1_3
    SLICE_X29Y103        LUT6 (Prop_lut6_I1_O)        0.319     4.189 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.683     4.872    RingCount/sel0[3]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.124     4.996 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.145     9.141    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.696 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.696    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.604ns  (logic 4.759ns (37.758%)  route 7.845ns (62.242%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          1.902     2.358    fsm_inst/Q[0]
    SLICE_X30Y115        MUXF8 (Prop_muxf8_S_O)       0.283     2.641 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.229     3.870    RingCount/SEGMENTS_OBUF[4]_inst_i_1_3
    SLICE_X29Y103        LUT6 (Prop_lut6_I1_O)        0.319     4.189 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.612     4.801    RingCount/sel0[3]
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.102     9.027    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.604 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.604    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.182ns  (logic 4.730ns (38.824%)  route 7.453ns (61.176%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          2.047     2.503    fsm_inst/Q[0]
    SLICE_X28Y115        MUXF8 (Prop_muxf8_S_O)       0.273     2.776 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.992     3.768    RingCount/SEGMENTS_OBUF[4]_inst_i_1_5
    SLICE_X29Y103        LUT6 (Prop_lut6_I1_O)        0.316     4.084 r  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.838     4.921    RingCount/sel0[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.045 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.576     8.622    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.182 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.182    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.623ns  (logic 4.716ns (40.572%)  route 6.907ns (59.428%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          1.902     2.358    fsm_inst/Q[0]
    SLICE_X30Y115        MUXF8 (Prop_muxf8_S_O)       0.283     2.641 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.229     3.870    RingCount/SEGMENTS_OBUF[4]_inst_i_1_3
    SLICE_X29Y103        LUT6 (Prop_lut6_I1_O)        0.319     4.189 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.616     4.805    RingCount/sel0[3]
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.160     8.089    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.623 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.623    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.480ns  (logic 4.732ns (41.222%)  route 6.748ns (58.778%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          1.902     2.358    fsm_inst/Q[0]
    SLICE_X30Y115        MUXF8 (Prop_muxf8_S_O)       0.283     2.641 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.229     3.870    RingCount/SEGMENTS_OBUF[4]_inst_i_1_3
    SLICE_X29Y103        LUT6 (Prop_lut6_I1_O)        0.319     4.189 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.075     5.264    RingCount/sel0[3]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.542     7.930    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.480 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.480    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 4.706ns (41.440%)  route 6.651ns (58.560%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          2.047     2.503    fsm_inst/Q[0]
    SLICE_X28Y115        MUXF8 (Prop_muxf8_S_O)       0.273     2.776 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.992     3.768    RingCount/SEGMENTS_OBUF[4]_inst_i_1_5
    SLICE_X29Y103        LUT6 (Prop_lut6_I1_O)        0.316     4.084 r  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.835     4.919    RingCount/sel0[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.043 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.777     7.820    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.357 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.357    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.790ns  (logic 4.675ns (43.328%)  route 6.115ns (56.672%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          1.902     2.358    fsm_inst/Q[0]
    SLICE_X30Y115        MUXF8 (Prop_muxf8_S_O)       0.283     2.641 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.229     3.870    RingCount/SEGMENTS_OBUF[4]_inst_i_1_3
    SLICE_X29Y103        LUT6 (Prop_lut6_I1_O)        0.319     4.189 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.687     4.877    RingCount/sel0[3]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.001 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296     7.297    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.790 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.790    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.498ns (50.532%)  route 4.404ns (49.468%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RingCount/ring_counter_reg[2]/Q
                         net (fo=17, routed)          0.864     1.283    RingCount/ring_counter[2]
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.324     1.607 r  RingCount/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.539     5.147    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.902 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.902    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.289ns (49.197%)  route 4.429ns (50.803%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  RingCount/ring_counter_reg[2]/Q
                         net (fo=17, routed)          0.715     1.134    RingCount/ring_counter[2]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.296     1.430 r  RingCount/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.714     5.144    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.719 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.719    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.368ns  (logic 4.362ns (52.127%)  route 4.006ns (47.873%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          1.359     1.815    RingCount/ring_counter[1]
    SLICE_X28Y103        LUT3 (Prop_lut3_I0_O)        0.152     1.967 r  RingCount/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.647     4.614    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     8.368 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.368    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.184ns (41.957%)  route 0.255ns (58.043%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.255     0.396    RingCount/ring_counter[1]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.043     0.439 r  RingCount/ring_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.439    RingCount/ring_counter[2]_i_1_n_0
    SLICE_X29Y92         FDCE                                         r  RingCount/ring_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.221%)  route 0.255ns (57.779%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.255     0.396    RingCount/ring_counter[1]
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.045     0.441 r  RingCount/ring_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.441    RingCount/ring_counter[1]_i_1_n_0
    SLICE_X29Y92         FDCE                                         r  RingCount/ring_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.939%)  route 0.258ns (58.061%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          0.258     0.399    RingCount/Q[0]
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.444 r  RingCount/ring_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.444    RingCount/ring_counter[0]_i_1_n_0
    SLICE_X29Y92         FDCE                                         r  RingCount/ring_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 0.320ns (16.773%)  route 1.586ns (83.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.452     1.727    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.133     1.905    RingCount/RESET0_out
    SLICE_X29Y92         FDCE                                         f  RingCount/ring_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 0.320ns (16.773%)  route 1.586ns (83.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.452     1.727    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.133     1.905    RingCount/RESET0_out
    SLICE_X29Y92         FDCE                                         f  RingCount/ring_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 0.320ns (16.773%)  route 1.586ns (83.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.452     1.727    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.133     1.905    RingCount/RESET0_out
    SLICE_X29Y92         FDCE                                         f  RingCount/ring_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.420ns (56.544%)  route 1.092ns (43.456%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RingCount/ring_counter_reg[2]/Q
                         net (fo=17, routed)          0.458     0.586    RingCount/ring_counter[2]
    SLICE_X28Y103        LUT6 (Prop_lut6_I2_O)        0.098     0.684 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.633     1.318    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.512 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.512    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.437ns (56.764%)  route 1.094ns (43.236%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.235     0.376    RingCount/ring_counter[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.421 r  RingCount/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.860     1.280    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.531 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.531    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.422ns (54.536%)  route 1.186ns (45.464%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=20, routed)          0.505     0.646    RingCount/Q[0]
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.045     0.691 r  RingCount/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.681     1.372    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.608 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.608    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.483ns (56.202%)  route 1.156ns (43.798%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  RingCount/ring_counter_reg[1]/Q
                         net (fo=13, routed)          0.255     0.396    RingCount/ring_counter[1]
    SLICE_X29Y92         LUT3 (Prop_lut3_I2_O)        0.044     0.440 r  RingCount/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.901     1.341    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     2.639 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.639    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        136.141ns  (logic 56.166ns (41.256%)  route 79.975ns (58.744%))
  Logic Levels:           175  (CARRY4=124 DSP48E1=1 LUT1=13 LUT2=8 LUT3=9 LUT4=3 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.632     5.235    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/Q
                         net (fo=12, routed)          2.222     7.912    <hidden>
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  <hidden>
                         net (fo=1, routed)           0.000     8.036    <hidden>
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.437 r  <hidden>
                         net (fo=1, routed)           0.000     8.437    <hidden>
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  <hidden>
                         net (fo=1, routed)           0.000     8.551    <hidden>
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  <hidden>
                         net (fo=1, routed)           0.000     8.665    <hidden>
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  <hidden>
                         net (fo=1, routed)           0.000     8.779    <hidden>
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.001 r  <hidden>
                         net (fo=51, routed)          2.098    11.099    <hidden>
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.327    11.426 r  <hidden>
                         net (fo=1, routed)           0.977    12.403    <hidden>
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.332    12.735 r  <hidden>
                         net (fo=1, routed)           0.000    12.735    <hidden>
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.268 r  <hidden>
                         net (fo=1, routed)           0.000    13.268    <hidden>
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  <hidden>
                         net (fo=1, routed)           0.000    13.385    <hidden>
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.700 f  <hidden>
                         net (fo=51, routed)          2.220    15.920    <hidden>
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.335    16.255 r  <hidden>
                         net (fo=1, routed)           0.627    16.882    <hidden>
    SLICE_X29Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    17.664 r  <hidden>
                         net (fo=1, routed)           0.000    17.664    <hidden>
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.778 r  <hidden>
                         net (fo=1, routed)           0.000    17.778    <hidden>
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.892 r  <hidden>
                         net (fo=1, routed)           0.000    17.892    <hidden>
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.006 r  <hidden>
                         net (fo=1, routed)           0.000    18.006    <hidden>
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.319 f  <hidden>
                         net (fo=59, routed)          1.508    19.827    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    20.133 r  <hidden>
                         net (fo=1, routed)           0.476    20.610    <hidden>
    SLICE_X31Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.190 r  <hidden>
                         net (fo=1, routed)           0.000    21.190    <hidden>
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  <hidden>
                         net (fo=1, routed)           0.000    21.304    <hidden>
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  <hidden>
                         net (fo=1, routed)           0.000    21.418    <hidden>
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  <hidden>
                         net (fo=1, routed)           0.000    21.532    <hidden>
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.845 f  <hidden>
                         net (fo=58, routed)          1.524    23.369    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    23.675 r  <hidden>
                         net (fo=1, routed)           0.568    24.243    <hidden>
    SLICE_X33Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.823 r  <hidden>
                         net (fo=1, routed)           0.000    24.823    <hidden>
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.937 r  <hidden>
                         net (fo=1, routed)           0.000    24.937    <hidden>
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.051 r  <hidden>
                         net (fo=1, routed)           0.000    25.051    <hidden>
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.165 r  <hidden>
                         net (fo=1, routed)           0.000    25.165    <hidden>
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.478 f  <hidden>
                         net (fo=57, routed)          1.221    26.699    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.306    27.005 r  <hidden>
                         net (fo=1, routed)           0.382    27.388    <hidden>
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.983 r  <hidden>
                         net (fo=1, routed)           0.009    27.992    <hidden>
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  <hidden>
                         net (fo=1, routed)           0.000    28.109    <hidden>
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  <hidden>
                         net (fo=1, routed)           0.000    28.226    <hidden>
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  <hidden>
                         net (fo=1, routed)           0.000    28.343    <hidden>
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.658 f  <hidden>
                         net (fo=56, routed)          1.469    30.127    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.307    30.434 r  <hidden>
                         net (fo=1, routed)           0.517    30.951    <hidden>
    SLICE_X33Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.531 r  <hidden>
                         net (fo=1, routed)           0.009    31.540    <hidden>
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  <hidden>
                         net (fo=1, routed)           0.000    31.654    <hidden>
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  <hidden>
                         net (fo=1, routed)           0.000    31.768    <hidden>
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  <hidden>
                         net (fo=1, routed)           0.000    31.882    <hidden>
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.195 f  <hidden>
                         net (fo=55, routed)          1.483    33.678    <hidden>
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.306    33.984 r  <hidden>
                         net (fo=1, routed)           0.331    34.315    <hidden>
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.895 r  <hidden>
                         net (fo=1, routed)           0.000    34.895    <hidden>
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.009 r  <hidden>
                         net (fo=1, routed)           0.000    35.009    <hidden>
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.123 r  <hidden>
                         net (fo=1, routed)           0.000    35.123    <hidden>
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.237 r  <hidden>
                         net (fo=1, routed)           0.000    35.237    <hidden>
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.550 f  <hidden>
                         net (fo=54, routed)          1.895    37.444    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.306    37.750 r  <hidden>
                         net (fo=1, routed)           0.344    38.094    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.689 r  <hidden>
                         net (fo=1, routed)           0.000    38.689    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.806 r  <hidden>
                         net (fo=1, routed)           0.000    38.806    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.923 r  <hidden>
                         net (fo=1, routed)           0.000    38.923    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.040 r  <hidden>
                         net (fo=1, routed)           0.000    39.040    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.355 f  <hidden>
                         net (fo=53, routed)          1.268    40.623    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.307    40.930 r  <hidden>
                         net (fo=1, routed)           0.344    41.274    <hidden>
    SLICE_X40Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.854 r  <hidden>
                         net (fo=1, routed)           0.000    41.854    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  <hidden>
                         net (fo=1, routed)           0.000    41.968    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  <hidden>
                         net (fo=1, routed)           0.000    42.082    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  <hidden>
                         net (fo=1, routed)           0.000    42.196    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.509 r  <hidden>
                         net (fo=52, routed)          1.550    44.058    <hidden>
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.306    44.364 r  <hidden>
                         net (fo=1, routed)           0.000    44.364    <hidden>
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.897 r  <hidden>
                         net (fo=1, routed)           0.000    44.897    <hidden>
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.014 r  <hidden>
                         net (fo=1, routed)           0.000    45.014    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  <hidden>
                         net (fo=1, routed)           0.000    45.131    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  <hidden>
                         net (fo=1, routed)           0.000    45.248    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.563 r  <hidden>
                         net (fo=51, routed)          1.445    47.008    <hidden>
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.307    47.315 r  <hidden>
                         net (fo=1, routed)           0.000    47.315    <hidden>
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.847 r  <hidden>
                         net (fo=1, routed)           0.000    47.847    <hidden>
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  <hidden>
                         net (fo=1, routed)           0.000    47.961    <hidden>
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  <hidden>
                         net (fo=1, routed)           0.000    48.075    <hidden>
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  <hidden>
                         net (fo=1, routed)           0.000    48.189    <hidden>
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.502 f  <hidden>
                         net (fo=50, routed)          1.357    49.860    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    50.166 r  <hidden>
                         net (fo=1, routed)           0.348    50.514    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.094 r  <hidden>
                         net (fo=1, routed)           0.000    51.094    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.208 r  <hidden>
                         net (fo=1, routed)           0.000    51.208    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.322 r  <hidden>
                         net (fo=1, routed)           0.000    51.322    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.436 r  <hidden>
                         net (fo=1, routed)           0.000    51.436    <hidden>
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.749 f  <hidden>
                         net (fo=49, routed)          1.374    53.123    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    53.429 r  <hidden>
                         net (fo=1, routed)           0.323    53.752    <hidden>
    SLICE_X47Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.332 r  <hidden>
                         net (fo=1, routed)           0.000    54.332    <hidden>
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  <hidden>
                         net (fo=1, routed)           0.000    54.446    <hidden>
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  <hidden>
                         net (fo=1, routed)           0.000    54.560    <hidden>
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.674 r  <hidden>
                         net (fo=1, routed)           0.000    54.674    <hidden>
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.987 f  <hidden>
                         net (fo=41, routed)          1.539    56.526    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    56.832 r  <hidden>
                         net (fo=1, routed)           0.404    57.236    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.816 r  <hidden>
                         net (fo=1, routed)           0.000    57.816    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  <hidden>
                         net (fo=1, routed)           0.000    57.930    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  <hidden>
                         net (fo=1, routed)           0.000    58.044    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  <hidden>
                         net (fo=1, routed)           0.000    58.158    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.471 r  <hidden>
                         net (fo=21, routed)          1.931    60.402    <hidden>
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    60.708 r  <hidden>
                         net (fo=1, routed)           0.000    60.708    <hidden>
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.258 r  <hidden>
                         net (fo=1, routed)           0.000    61.258    <hidden>
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.372 r  <hidden>
                         net (fo=1, routed)           0.000    61.372    <hidden>
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.486 r  <hidden>
                         net (fo=1, routed)           0.009    61.495    <hidden>
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.609 r  <hidden>
                         net (fo=1, routed)           0.000    61.609    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.922 r  <hidden>
                         net (fo=2, routed)           0.743    62.665    <hidden>
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.332    62.997 r  <hidden>
                         net (fo=21, routed)          1.430    64.427    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.326    64.753 r  <hidden>
                         net (fo=1, routed)           0.000    64.753    <hidden>
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.154 r  <hidden>
                         net (fo=1, routed)           0.000    65.154    <hidden>
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  <hidden>
                         net (fo=1, routed)           0.009    65.277    <hidden>
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  <hidden>
                         net (fo=1, routed)           0.000    65.391    <hidden>
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  <hidden>
                         net (fo=1, routed)           0.000    65.505    <hidden>
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.818 r  <hidden>
                         net (fo=2, routed)           0.771    66.589    <hidden>
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.306    66.895 r  <hidden>
                         net (fo=1, routed)           0.330    67.225    <hidden>
    SLICE_X50Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    67.820 r  <hidden>
                         net (fo=1, routed)           0.000    67.820    <hidden>
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  <hidden>
                         net (fo=1, routed)           0.009    67.946    <hidden>
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.063 r  <hidden>
                         net (fo=1, routed)           0.000    68.063    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.180 r  <hidden>
                         net (fo=1, routed)           0.000    68.180    <hidden>
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    68.495 r  <hidden>
                         net (fo=49, routed)          1.628    70.123    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024    74.147 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.045    75.193    converter_x/GRADOS_INT3_n_105
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124    75.317 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.549    75.865    converter_x/i__carry_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.445 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.445    converter_x/_inferred__1/i__carry_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.559 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.559    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.673 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.673    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.895 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.116    78.011    converter_x/GRADOS_INT3__0[13]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.299    78.310 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.324    78.634    converter_x/i__carry_i_1__0_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    79.229 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    79.229    converter_x/_inferred__2/i__carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.346 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.346    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.463 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.463    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.778 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    80.580    converter_x/GRADOS_INT1[16]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.307    80.887 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    80.887    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.419 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    81.419    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.658 f  converter_x/SEGMENTS_OBUF[6]_inst_i_164/O[2]
                         net (fo=30, routed)          3.701    85.358    converter_x/ANGULO_X_DEG_desplazado[22]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.302    85.660 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2930/O
                         net (fo=1, routed)           0.000    85.660    converter_x/SEGMENTS_OBUF[6]_inst_i_2930_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.210 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1482/CO[3]
                         net (fo=1, routed)           0.000    86.210    converter_x/SEGMENTS_OBUF[6]_inst_i_1482_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  converter_x/SEGMENTS_OBUF[6]_inst_i_753/CO[3]
                         net (fo=1, routed)           0.000    86.324    converter_x/SEGMENTS_OBUF[6]_inst_i_753_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.546 r  converter_x/SEGMENTS_OBUF[6]_inst_i_342/O[0]
                         net (fo=41, routed)          2.904    89.451    converter_x/split_x/centenas6[29]
    SLICE_X54Y100        LUT3 (Prop_lut3_I2_O)        0.325    89.776 r  converter_x/SEGMENTS_OBUF[6]_inst_i_765/O
                         net (fo=46, routed)          2.455    92.231    converter_x/split_x/p_0_in[29]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.328    92.559 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4340/O
                         net (fo=1, routed)           0.000    92.559    split_x/SEGMENTS_OBUF[6]_inst_i_1671[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.092 r  split_x/SEGMENTS_OBUF[6]_inst_i_3119/CO[3]
                         net (fo=1, routed)           0.000    93.092    split_x/SEGMENTS_OBUF[6]_inst_i_3119_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.209 r  split_x/SEGMENTS_OBUF[6]_inst_i_4174/CO[3]
                         net (fo=1, routed)           0.000    93.209    split_x/SEGMENTS_OBUF[6]_inst_i_4174_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.463 f  split_x/SEGMENTS_OBUF[6]_inst_i_2907/CO[0]
                         net (fo=40, routed)          1.942    95.404    converter_x/SEGMENTS_OBUF[6]_inst_i_4206[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.367    95.771 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5325/O
                         net (fo=2, routed)           1.185    96.957    converter_x/SEGMENTS_OBUF[6]_inst_i_277_1[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    97.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5329/O
                         net (fo=1, routed)           0.000    97.081    split_x/SEGMENTS_OBUF[6]_inst_i_4152_5[1]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/CO[3]
                         net (fo=1, routed)           0.000    97.614    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    97.833 r  split_x/SEGMENTS_OBUF[6]_inst_i_2885/O[0]
                         net (fo=3, routed)           0.846    98.678    split_x/SEGMENTS_OBUF[6]_inst_i_2885_n_7
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.295    98.973 r  split_x/SEGMENTS_OBUF[6]_inst_i_4158/O
                         net (fo=2, routed)           0.842    99.816    split_x/SEGMENTS_OBUF[6]_inst_i_4158_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I4_O)        0.152    99.968 r  split_x/SEGMENTS_OBUF[6]_inst_i_2876/O
                         net (fo=2, routed)           1.299   101.267    split_x/SEGMENTS_OBUF[6]_inst_i_2876_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.326   101.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_2880/O
                         net (fo=1, routed)           0.000   101.593    split_x/SEGMENTS_OBUF[6]_inst_i_2880_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.994 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   101.994    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.328 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[1]
                         net (fo=7, routed)           1.367   103.695    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.303   103.998 r  split_x/SEGMENTS_OBUF[6]_inst_i_2925/O
                         net (fo=1, routed)           0.000   103.998    split_x/SEGMENTS_OBUF[6]_inst_i_2925_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   104.638 r  split_x/SEGMENTS_OBUF[6]_inst_i_1477/O[3]
                         net (fo=3, routed)           0.960   105.598    converter_x/SEGMENTS_OBUF[6]_inst_i_1487[3]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.332   105.930 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1491/O
                         net (fo=1, routed)           0.654   106.585    split_x/SEGMENTS_OBUF[6]_inst_i_343_0[0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728   107.313 r  split_x/SEGMENTS_OBUF[6]_inst_i_756/CO[3]
                         net (fo=1, routed)           0.000   107.313    split_x/SEGMENTS_OBUF[6]_inst_i_756_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.427 r  split_x/SEGMENTS_OBUF[6]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000   107.427    split_x/SEGMENTS_OBUF[6]_inst_i_343_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   107.698 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          2.511   110.208    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.373   110.581 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.344   110.925    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   111.505 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   111.505    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.727 f  split_x/SEGMENTS_OBUF[6]_inst_i_1437/O[0]
                         net (fo=2, routed)           0.818   112.545    split_x/unidades4[5]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.299   112.844 r  split_x/SEGMENTS_OBUF[6]_inst_i_5420/O
                         net (fo=1, routed)           0.000   112.844    split_x/SEGMENTS_OBUF[6]_inst_i_5420_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.376 r  split_x/SEGMENTS_OBUF[6]_inst_i_4267/CO[3]
                         net (fo=1, routed)           0.000   113.376    split_x/SEGMENTS_OBUF[6]_inst_i_4267_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.490 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   113.490    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.803 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[3]
                         net (fo=1, routed)           0.811   114.614    split_x/unidades5[16]
    SLICE_X39Y95         LUT5 (Prop_lut5_I3_O)        0.306   114.920 r  split_x/SEGMENTS_OBUF[6]_inst_i_3055/O
                         net (fo=23, routed)          2.337   117.257    split_x/SEGMENTS_OBUF[6]_inst_i_3055_n_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.124   117.381 r  split_x/SEGMENTS_OBUF[6]_inst_i_3019/O
                         net (fo=1, routed)           0.696   118.078    split_x/SEGMENTS_OBUF[6]_inst_i_3019_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   118.585 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   118.585    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.807 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.290   120.097    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.327   120.424 r  split_x/SEGMENTS_OBUF[6]_inst_i_1554/O
                         net (fo=1, routed)           0.476   120.900    split_x/SEGMENTS_OBUF[6]_inst_i_1554_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722   121.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/CO[3]
                         net (fo=1, routed)           0.001   121.622    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   121.945 r  split_x/SEGMENTS_OBUF[6]_inst_i_799/O[1]
                         net (fo=3, routed)           0.615   122.561    split_x/SEGMENTS_OBUF[6]_inst_i_799_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.306   122.867 r  split_x/SEGMENTS_OBUF[6]_inst_i_798/O
                         net (fo=2, routed)           1.184   124.050    split_x/SEGMENTS_OBUF[6]_inst_i_798_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.149   124.199 r  split_x/SEGMENTS_OBUF[6]_inst_i_776/O
                         net (fo=2, routed)           1.112   125.312    split_x/SEGMENTS_OBUF[6]_inst_i_776_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.332   125.644 r  split_x/SEGMENTS_OBUF[6]_inst_i_779/O
                         net (fo=1, routed)           0.000   125.644    split_x/SEGMENTS_OBUF[6]_inst_i_779_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.191 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[2]
                         net (fo=1, routed)           0.815   127.006    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_5
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.302   127.308 r  split_x/SEGMENTS_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.000   127.308    split_x/SEGMENTS_OBUF[6]_inst_i_358_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   127.556 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[2]
                         net (fo=1, routed)           0.936   128.492    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_5
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.302   128.794 r  split_x/SEGMENTS_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000   128.794    split_x/SEGMENTS_OBUF[6]_inst_i_183_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   129.041 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           0.884   129.925    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.325   130.250 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           0.977   131.226    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.328   131.554 r  split_x/SEGMENTS_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000   131.554    fsm_inst/unidades[1]
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   131.792 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000   131.792    fsm_inst/SEGMENTS_OBUF[6]_inst_i_22_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104   131.896 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.645   132.541    RingCount/SEGMENTS_OBUF[4]_inst_i_1_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.316   132.857 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.694   133.552    RingCount/sel0[2]
    SLICE_X28Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.676 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.145   137.820    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555   141.376 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000   141.376    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        135.904ns  (logic 56.188ns (41.344%)  route 79.716ns (58.656%))
  Logic Levels:           175  (CARRY4=124 DSP48E1=1 LUT1=13 LUT2=8 LUT3=9 LUT4=3 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.632     5.235    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/Q
                         net (fo=12, routed)          2.222     7.912    <hidden>
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  <hidden>
                         net (fo=1, routed)           0.000     8.036    <hidden>
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.437 r  <hidden>
                         net (fo=1, routed)           0.000     8.437    <hidden>
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  <hidden>
                         net (fo=1, routed)           0.000     8.551    <hidden>
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  <hidden>
                         net (fo=1, routed)           0.000     8.665    <hidden>
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  <hidden>
                         net (fo=1, routed)           0.000     8.779    <hidden>
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.001 r  <hidden>
                         net (fo=51, routed)          2.098    11.099    <hidden>
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.327    11.426 r  <hidden>
                         net (fo=1, routed)           0.977    12.403    <hidden>
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.332    12.735 r  <hidden>
                         net (fo=1, routed)           0.000    12.735    <hidden>
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.268 r  <hidden>
                         net (fo=1, routed)           0.000    13.268    <hidden>
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  <hidden>
                         net (fo=1, routed)           0.000    13.385    <hidden>
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.700 f  <hidden>
                         net (fo=51, routed)          2.220    15.920    <hidden>
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.335    16.255 r  <hidden>
                         net (fo=1, routed)           0.627    16.882    <hidden>
    SLICE_X29Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    17.664 r  <hidden>
                         net (fo=1, routed)           0.000    17.664    <hidden>
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.778 r  <hidden>
                         net (fo=1, routed)           0.000    17.778    <hidden>
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.892 r  <hidden>
                         net (fo=1, routed)           0.000    17.892    <hidden>
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.006 r  <hidden>
                         net (fo=1, routed)           0.000    18.006    <hidden>
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.319 f  <hidden>
                         net (fo=59, routed)          1.508    19.827    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    20.133 r  <hidden>
                         net (fo=1, routed)           0.476    20.610    <hidden>
    SLICE_X31Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.190 r  <hidden>
                         net (fo=1, routed)           0.000    21.190    <hidden>
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  <hidden>
                         net (fo=1, routed)           0.000    21.304    <hidden>
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  <hidden>
                         net (fo=1, routed)           0.000    21.418    <hidden>
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  <hidden>
                         net (fo=1, routed)           0.000    21.532    <hidden>
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.845 f  <hidden>
                         net (fo=58, routed)          1.524    23.369    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    23.675 r  <hidden>
                         net (fo=1, routed)           0.568    24.243    <hidden>
    SLICE_X33Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.823 r  <hidden>
                         net (fo=1, routed)           0.000    24.823    <hidden>
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.937 r  <hidden>
                         net (fo=1, routed)           0.000    24.937    <hidden>
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.051 r  <hidden>
                         net (fo=1, routed)           0.000    25.051    <hidden>
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.165 r  <hidden>
                         net (fo=1, routed)           0.000    25.165    <hidden>
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.478 f  <hidden>
                         net (fo=57, routed)          1.221    26.699    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.306    27.005 r  <hidden>
                         net (fo=1, routed)           0.382    27.388    <hidden>
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.983 r  <hidden>
                         net (fo=1, routed)           0.009    27.992    <hidden>
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  <hidden>
                         net (fo=1, routed)           0.000    28.109    <hidden>
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  <hidden>
                         net (fo=1, routed)           0.000    28.226    <hidden>
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  <hidden>
                         net (fo=1, routed)           0.000    28.343    <hidden>
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.658 f  <hidden>
                         net (fo=56, routed)          1.469    30.127    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.307    30.434 r  <hidden>
                         net (fo=1, routed)           0.517    30.951    <hidden>
    SLICE_X33Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.531 r  <hidden>
                         net (fo=1, routed)           0.009    31.540    <hidden>
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  <hidden>
                         net (fo=1, routed)           0.000    31.654    <hidden>
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  <hidden>
                         net (fo=1, routed)           0.000    31.768    <hidden>
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  <hidden>
                         net (fo=1, routed)           0.000    31.882    <hidden>
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.195 f  <hidden>
                         net (fo=55, routed)          1.483    33.678    <hidden>
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.306    33.984 r  <hidden>
                         net (fo=1, routed)           0.331    34.315    <hidden>
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.895 r  <hidden>
                         net (fo=1, routed)           0.000    34.895    <hidden>
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.009 r  <hidden>
                         net (fo=1, routed)           0.000    35.009    <hidden>
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.123 r  <hidden>
                         net (fo=1, routed)           0.000    35.123    <hidden>
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.237 r  <hidden>
                         net (fo=1, routed)           0.000    35.237    <hidden>
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.550 f  <hidden>
                         net (fo=54, routed)          1.895    37.444    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.306    37.750 r  <hidden>
                         net (fo=1, routed)           0.344    38.094    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.689 r  <hidden>
                         net (fo=1, routed)           0.000    38.689    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.806 r  <hidden>
                         net (fo=1, routed)           0.000    38.806    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.923 r  <hidden>
                         net (fo=1, routed)           0.000    38.923    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.040 r  <hidden>
                         net (fo=1, routed)           0.000    39.040    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.355 f  <hidden>
                         net (fo=53, routed)          1.268    40.623    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.307    40.930 r  <hidden>
                         net (fo=1, routed)           0.344    41.274    <hidden>
    SLICE_X40Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.854 r  <hidden>
                         net (fo=1, routed)           0.000    41.854    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  <hidden>
                         net (fo=1, routed)           0.000    41.968    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  <hidden>
                         net (fo=1, routed)           0.000    42.082    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  <hidden>
                         net (fo=1, routed)           0.000    42.196    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.509 r  <hidden>
                         net (fo=52, routed)          1.550    44.058    <hidden>
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.306    44.364 r  <hidden>
                         net (fo=1, routed)           0.000    44.364    <hidden>
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.897 r  <hidden>
                         net (fo=1, routed)           0.000    44.897    <hidden>
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.014 r  <hidden>
                         net (fo=1, routed)           0.000    45.014    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  <hidden>
                         net (fo=1, routed)           0.000    45.131    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  <hidden>
                         net (fo=1, routed)           0.000    45.248    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.563 r  <hidden>
                         net (fo=51, routed)          1.445    47.008    <hidden>
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.307    47.315 r  <hidden>
                         net (fo=1, routed)           0.000    47.315    <hidden>
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.847 r  <hidden>
                         net (fo=1, routed)           0.000    47.847    <hidden>
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  <hidden>
                         net (fo=1, routed)           0.000    47.961    <hidden>
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  <hidden>
                         net (fo=1, routed)           0.000    48.075    <hidden>
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  <hidden>
                         net (fo=1, routed)           0.000    48.189    <hidden>
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.502 f  <hidden>
                         net (fo=50, routed)          1.357    49.860    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    50.166 r  <hidden>
                         net (fo=1, routed)           0.348    50.514    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.094 r  <hidden>
                         net (fo=1, routed)           0.000    51.094    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.208 r  <hidden>
                         net (fo=1, routed)           0.000    51.208    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.322 r  <hidden>
                         net (fo=1, routed)           0.000    51.322    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.436 r  <hidden>
                         net (fo=1, routed)           0.000    51.436    <hidden>
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.749 f  <hidden>
                         net (fo=49, routed)          1.374    53.123    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    53.429 r  <hidden>
                         net (fo=1, routed)           0.323    53.752    <hidden>
    SLICE_X47Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.332 r  <hidden>
                         net (fo=1, routed)           0.000    54.332    <hidden>
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  <hidden>
                         net (fo=1, routed)           0.000    54.446    <hidden>
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  <hidden>
                         net (fo=1, routed)           0.000    54.560    <hidden>
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.674 r  <hidden>
                         net (fo=1, routed)           0.000    54.674    <hidden>
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.987 f  <hidden>
                         net (fo=41, routed)          1.539    56.526    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    56.832 r  <hidden>
                         net (fo=1, routed)           0.404    57.236    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.816 r  <hidden>
                         net (fo=1, routed)           0.000    57.816    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  <hidden>
                         net (fo=1, routed)           0.000    57.930    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  <hidden>
                         net (fo=1, routed)           0.000    58.044    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  <hidden>
                         net (fo=1, routed)           0.000    58.158    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.471 r  <hidden>
                         net (fo=21, routed)          1.931    60.402    <hidden>
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    60.708 r  <hidden>
                         net (fo=1, routed)           0.000    60.708    <hidden>
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.258 r  <hidden>
                         net (fo=1, routed)           0.000    61.258    <hidden>
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.372 r  <hidden>
                         net (fo=1, routed)           0.000    61.372    <hidden>
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.486 r  <hidden>
                         net (fo=1, routed)           0.009    61.495    <hidden>
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.609 r  <hidden>
                         net (fo=1, routed)           0.000    61.609    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.922 r  <hidden>
                         net (fo=2, routed)           0.743    62.665    <hidden>
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.332    62.997 r  <hidden>
                         net (fo=21, routed)          1.430    64.427    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.326    64.753 r  <hidden>
                         net (fo=1, routed)           0.000    64.753    <hidden>
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.154 r  <hidden>
                         net (fo=1, routed)           0.000    65.154    <hidden>
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  <hidden>
                         net (fo=1, routed)           0.009    65.277    <hidden>
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  <hidden>
                         net (fo=1, routed)           0.000    65.391    <hidden>
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  <hidden>
                         net (fo=1, routed)           0.000    65.505    <hidden>
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.818 r  <hidden>
                         net (fo=2, routed)           0.771    66.589    <hidden>
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.306    66.895 r  <hidden>
                         net (fo=1, routed)           0.330    67.225    <hidden>
    SLICE_X50Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    67.820 r  <hidden>
                         net (fo=1, routed)           0.000    67.820    <hidden>
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  <hidden>
                         net (fo=1, routed)           0.009    67.946    <hidden>
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.063 r  <hidden>
                         net (fo=1, routed)           0.000    68.063    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.180 r  <hidden>
                         net (fo=1, routed)           0.000    68.180    <hidden>
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    68.495 r  <hidden>
                         net (fo=49, routed)          1.628    70.123    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024    74.147 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.045    75.193    converter_x/GRADOS_INT3_n_105
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124    75.317 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.549    75.865    converter_x/i__carry_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.445 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.445    converter_x/_inferred__1/i__carry_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.559 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.559    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.673 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.673    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.895 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.116    78.011    converter_x/GRADOS_INT3__0[13]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.299    78.310 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.324    78.634    converter_x/i__carry_i_1__0_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    79.229 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    79.229    converter_x/_inferred__2/i__carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.346 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.346    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.463 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.463    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.778 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    80.580    converter_x/GRADOS_INT1[16]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.307    80.887 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    80.887    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.419 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    81.419    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.658 f  converter_x/SEGMENTS_OBUF[6]_inst_i_164/O[2]
                         net (fo=30, routed)          3.701    85.358    converter_x/ANGULO_X_DEG_desplazado[22]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.302    85.660 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2930/O
                         net (fo=1, routed)           0.000    85.660    converter_x/SEGMENTS_OBUF[6]_inst_i_2930_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.210 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1482/CO[3]
                         net (fo=1, routed)           0.000    86.210    converter_x/SEGMENTS_OBUF[6]_inst_i_1482_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  converter_x/SEGMENTS_OBUF[6]_inst_i_753/CO[3]
                         net (fo=1, routed)           0.000    86.324    converter_x/SEGMENTS_OBUF[6]_inst_i_753_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.546 r  converter_x/SEGMENTS_OBUF[6]_inst_i_342/O[0]
                         net (fo=41, routed)          2.904    89.451    converter_x/split_x/centenas6[29]
    SLICE_X54Y100        LUT3 (Prop_lut3_I2_O)        0.325    89.776 r  converter_x/SEGMENTS_OBUF[6]_inst_i_765/O
                         net (fo=46, routed)          2.455    92.231    converter_x/split_x/p_0_in[29]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.328    92.559 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4340/O
                         net (fo=1, routed)           0.000    92.559    split_x/SEGMENTS_OBUF[6]_inst_i_1671[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.092 r  split_x/SEGMENTS_OBUF[6]_inst_i_3119/CO[3]
                         net (fo=1, routed)           0.000    93.092    split_x/SEGMENTS_OBUF[6]_inst_i_3119_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.209 r  split_x/SEGMENTS_OBUF[6]_inst_i_4174/CO[3]
                         net (fo=1, routed)           0.000    93.209    split_x/SEGMENTS_OBUF[6]_inst_i_4174_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.463 f  split_x/SEGMENTS_OBUF[6]_inst_i_2907/CO[0]
                         net (fo=40, routed)          1.942    95.404    converter_x/SEGMENTS_OBUF[6]_inst_i_4206[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.367    95.771 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5325/O
                         net (fo=2, routed)           1.185    96.957    converter_x/SEGMENTS_OBUF[6]_inst_i_277_1[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    97.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5329/O
                         net (fo=1, routed)           0.000    97.081    split_x/SEGMENTS_OBUF[6]_inst_i_4152_5[1]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/CO[3]
                         net (fo=1, routed)           0.000    97.614    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    97.833 r  split_x/SEGMENTS_OBUF[6]_inst_i_2885/O[0]
                         net (fo=3, routed)           0.846    98.678    split_x/SEGMENTS_OBUF[6]_inst_i_2885_n_7
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.295    98.973 r  split_x/SEGMENTS_OBUF[6]_inst_i_4158/O
                         net (fo=2, routed)           0.842    99.816    split_x/SEGMENTS_OBUF[6]_inst_i_4158_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I4_O)        0.152    99.968 r  split_x/SEGMENTS_OBUF[6]_inst_i_2876/O
                         net (fo=2, routed)           1.299   101.267    split_x/SEGMENTS_OBUF[6]_inst_i_2876_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.326   101.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_2880/O
                         net (fo=1, routed)           0.000   101.593    split_x/SEGMENTS_OBUF[6]_inst_i_2880_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.994 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   101.994    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.328 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[1]
                         net (fo=7, routed)           1.367   103.695    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.303   103.998 r  split_x/SEGMENTS_OBUF[6]_inst_i_2925/O
                         net (fo=1, routed)           0.000   103.998    split_x/SEGMENTS_OBUF[6]_inst_i_2925_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   104.638 r  split_x/SEGMENTS_OBUF[6]_inst_i_1477/O[3]
                         net (fo=3, routed)           0.960   105.598    converter_x/SEGMENTS_OBUF[6]_inst_i_1487[3]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.332   105.930 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1491/O
                         net (fo=1, routed)           0.654   106.585    split_x/SEGMENTS_OBUF[6]_inst_i_343_0[0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728   107.313 r  split_x/SEGMENTS_OBUF[6]_inst_i_756/CO[3]
                         net (fo=1, routed)           0.000   107.313    split_x/SEGMENTS_OBUF[6]_inst_i_756_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.427 r  split_x/SEGMENTS_OBUF[6]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000   107.427    split_x/SEGMENTS_OBUF[6]_inst_i_343_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   107.698 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          2.511   110.208    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.373   110.581 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.344   110.925    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   111.505 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   111.505    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.727 f  split_x/SEGMENTS_OBUF[6]_inst_i_1437/O[0]
                         net (fo=2, routed)           0.818   112.545    split_x/unidades4[5]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.299   112.844 r  split_x/SEGMENTS_OBUF[6]_inst_i_5420/O
                         net (fo=1, routed)           0.000   112.844    split_x/SEGMENTS_OBUF[6]_inst_i_5420_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.376 r  split_x/SEGMENTS_OBUF[6]_inst_i_4267/CO[3]
                         net (fo=1, routed)           0.000   113.376    split_x/SEGMENTS_OBUF[6]_inst_i_4267_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.490 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   113.490    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.803 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[3]
                         net (fo=1, routed)           0.811   114.614    split_x/unidades5[16]
    SLICE_X39Y95         LUT5 (Prop_lut5_I3_O)        0.306   114.920 r  split_x/SEGMENTS_OBUF[6]_inst_i_3055/O
                         net (fo=23, routed)          2.337   117.257    split_x/SEGMENTS_OBUF[6]_inst_i_3055_n_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.124   117.381 r  split_x/SEGMENTS_OBUF[6]_inst_i_3019/O
                         net (fo=1, routed)           0.696   118.078    split_x/SEGMENTS_OBUF[6]_inst_i_3019_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   118.585 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   118.585    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.807 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.290   120.097    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.327   120.424 r  split_x/SEGMENTS_OBUF[6]_inst_i_1554/O
                         net (fo=1, routed)           0.476   120.900    split_x/SEGMENTS_OBUF[6]_inst_i_1554_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722   121.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/CO[3]
                         net (fo=1, routed)           0.001   121.622    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   121.945 r  split_x/SEGMENTS_OBUF[6]_inst_i_799/O[1]
                         net (fo=3, routed)           0.615   122.561    split_x/SEGMENTS_OBUF[6]_inst_i_799_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.306   122.867 r  split_x/SEGMENTS_OBUF[6]_inst_i_798/O
                         net (fo=2, routed)           1.184   124.050    split_x/SEGMENTS_OBUF[6]_inst_i_798_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.149   124.199 r  split_x/SEGMENTS_OBUF[6]_inst_i_776/O
                         net (fo=2, routed)           1.112   125.312    split_x/SEGMENTS_OBUF[6]_inst_i_776_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.332   125.644 r  split_x/SEGMENTS_OBUF[6]_inst_i_779/O
                         net (fo=1, routed)           0.000   125.644    split_x/SEGMENTS_OBUF[6]_inst_i_779_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.191 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[2]
                         net (fo=1, routed)           0.815   127.006    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_5
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.302   127.308 r  split_x/SEGMENTS_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.000   127.308    split_x/SEGMENTS_OBUF[6]_inst_i_358_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   127.556 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[2]
                         net (fo=1, routed)           0.936   128.492    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_5
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.302   128.794 r  split_x/SEGMENTS_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000   128.794    split_x/SEGMENTS_OBUF[6]_inst_i_183_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   129.041 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           0.884   129.925    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.325   130.250 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           0.977   131.226    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.328   131.554 r  split_x/SEGMENTS_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000   131.554    fsm_inst/unidades[1]
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   131.792 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000   131.792    fsm_inst/SEGMENTS_OBUF[6]_inst_i_22_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104   131.896 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.645   132.541    RingCount/SEGMENTS_OBUF[4]_inst_i_1_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.316   132.857 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.478   133.336    RingCount/sel0[2]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.124   133.460 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.102   137.562    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577   141.139 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000   141.139    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        135.759ns  (logic 56.172ns (41.376%)  route 79.587ns (58.624%))
  Logic Levels:           175  (CARRY4=124 DSP48E1=1 LUT1=13 LUT2=8 LUT3=9 LUT4=3 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.632     5.235    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/Q
                         net (fo=12, routed)          2.222     7.912    <hidden>
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  <hidden>
                         net (fo=1, routed)           0.000     8.036    <hidden>
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.437 r  <hidden>
                         net (fo=1, routed)           0.000     8.437    <hidden>
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  <hidden>
                         net (fo=1, routed)           0.000     8.551    <hidden>
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  <hidden>
                         net (fo=1, routed)           0.000     8.665    <hidden>
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  <hidden>
                         net (fo=1, routed)           0.000     8.779    <hidden>
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.001 r  <hidden>
                         net (fo=51, routed)          2.098    11.099    <hidden>
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.327    11.426 r  <hidden>
                         net (fo=1, routed)           0.977    12.403    <hidden>
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.332    12.735 r  <hidden>
                         net (fo=1, routed)           0.000    12.735    <hidden>
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.268 r  <hidden>
                         net (fo=1, routed)           0.000    13.268    <hidden>
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  <hidden>
                         net (fo=1, routed)           0.000    13.385    <hidden>
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.700 f  <hidden>
                         net (fo=51, routed)          2.220    15.920    <hidden>
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.335    16.255 r  <hidden>
                         net (fo=1, routed)           0.627    16.882    <hidden>
    SLICE_X29Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    17.664 r  <hidden>
                         net (fo=1, routed)           0.000    17.664    <hidden>
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.778 r  <hidden>
                         net (fo=1, routed)           0.000    17.778    <hidden>
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.892 r  <hidden>
                         net (fo=1, routed)           0.000    17.892    <hidden>
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.006 r  <hidden>
                         net (fo=1, routed)           0.000    18.006    <hidden>
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.319 f  <hidden>
                         net (fo=59, routed)          1.508    19.827    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    20.133 r  <hidden>
                         net (fo=1, routed)           0.476    20.610    <hidden>
    SLICE_X31Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.190 r  <hidden>
                         net (fo=1, routed)           0.000    21.190    <hidden>
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  <hidden>
                         net (fo=1, routed)           0.000    21.304    <hidden>
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  <hidden>
                         net (fo=1, routed)           0.000    21.418    <hidden>
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  <hidden>
                         net (fo=1, routed)           0.000    21.532    <hidden>
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.845 f  <hidden>
                         net (fo=58, routed)          1.524    23.369    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    23.675 r  <hidden>
                         net (fo=1, routed)           0.568    24.243    <hidden>
    SLICE_X33Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.823 r  <hidden>
                         net (fo=1, routed)           0.000    24.823    <hidden>
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.937 r  <hidden>
                         net (fo=1, routed)           0.000    24.937    <hidden>
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.051 r  <hidden>
                         net (fo=1, routed)           0.000    25.051    <hidden>
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.165 r  <hidden>
                         net (fo=1, routed)           0.000    25.165    <hidden>
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.478 f  <hidden>
                         net (fo=57, routed)          1.221    26.699    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.306    27.005 r  <hidden>
                         net (fo=1, routed)           0.382    27.388    <hidden>
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.983 r  <hidden>
                         net (fo=1, routed)           0.009    27.992    <hidden>
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  <hidden>
                         net (fo=1, routed)           0.000    28.109    <hidden>
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  <hidden>
                         net (fo=1, routed)           0.000    28.226    <hidden>
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  <hidden>
                         net (fo=1, routed)           0.000    28.343    <hidden>
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.658 f  <hidden>
                         net (fo=56, routed)          1.469    30.127    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.307    30.434 r  <hidden>
                         net (fo=1, routed)           0.517    30.951    <hidden>
    SLICE_X33Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.531 r  <hidden>
                         net (fo=1, routed)           0.009    31.540    <hidden>
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  <hidden>
                         net (fo=1, routed)           0.000    31.654    <hidden>
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  <hidden>
                         net (fo=1, routed)           0.000    31.768    <hidden>
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  <hidden>
                         net (fo=1, routed)           0.000    31.882    <hidden>
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.195 f  <hidden>
                         net (fo=55, routed)          1.483    33.678    <hidden>
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.306    33.984 r  <hidden>
                         net (fo=1, routed)           0.331    34.315    <hidden>
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.895 r  <hidden>
                         net (fo=1, routed)           0.000    34.895    <hidden>
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.009 r  <hidden>
                         net (fo=1, routed)           0.000    35.009    <hidden>
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.123 r  <hidden>
                         net (fo=1, routed)           0.000    35.123    <hidden>
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.237 r  <hidden>
                         net (fo=1, routed)           0.000    35.237    <hidden>
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.550 f  <hidden>
                         net (fo=54, routed)          1.895    37.444    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.306    37.750 r  <hidden>
                         net (fo=1, routed)           0.344    38.094    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.689 r  <hidden>
                         net (fo=1, routed)           0.000    38.689    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.806 r  <hidden>
                         net (fo=1, routed)           0.000    38.806    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.923 r  <hidden>
                         net (fo=1, routed)           0.000    38.923    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.040 r  <hidden>
                         net (fo=1, routed)           0.000    39.040    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.355 f  <hidden>
                         net (fo=53, routed)          1.268    40.623    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.307    40.930 r  <hidden>
                         net (fo=1, routed)           0.344    41.274    <hidden>
    SLICE_X40Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.854 r  <hidden>
                         net (fo=1, routed)           0.000    41.854    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  <hidden>
                         net (fo=1, routed)           0.000    41.968    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  <hidden>
                         net (fo=1, routed)           0.000    42.082    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  <hidden>
                         net (fo=1, routed)           0.000    42.196    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.509 r  <hidden>
                         net (fo=52, routed)          1.550    44.058    <hidden>
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.306    44.364 r  <hidden>
                         net (fo=1, routed)           0.000    44.364    <hidden>
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.897 r  <hidden>
                         net (fo=1, routed)           0.000    44.897    <hidden>
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.014 r  <hidden>
                         net (fo=1, routed)           0.000    45.014    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  <hidden>
                         net (fo=1, routed)           0.000    45.131    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  <hidden>
                         net (fo=1, routed)           0.000    45.248    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.563 r  <hidden>
                         net (fo=51, routed)          1.445    47.008    <hidden>
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.307    47.315 r  <hidden>
                         net (fo=1, routed)           0.000    47.315    <hidden>
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.847 r  <hidden>
                         net (fo=1, routed)           0.000    47.847    <hidden>
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  <hidden>
                         net (fo=1, routed)           0.000    47.961    <hidden>
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  <hidden>
                         net (fo=1, routed)           0.000    48.075    <hidden>
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  <hidden>
                         net (fo=1, routed)           0.000    48.189    <hidden>
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.502 f  <hidden>
                         net (fo=50, routed)          1.357    49.860    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    50.166 r  <hidden>
                         net (fo=1, routed)           0.348    50.514    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.094 r  <hidden>
                         net (fo=1, routed)           0.000    51.094    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.208 r  <hidden>
                         net (fo=1, routed)           0.000    51.208    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.322 r  <hidden>
                         net (fo=1, routed)           0.000    51.322    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.436 r  <hidden>
                         net (fo=1, routed)           0.000    51.436    <hidden>
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.749 f  <hidden>
                         net (fo=49, routed)          1.374    53.123    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    53.429 r  <hidden>
                         net (fo=1, routed)           0.323    53.752    <hidden>
    SLICE_X47Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.332 r  <hidden>
                         net (fo=1, routed)           0.000    54.332    <hidden>
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  <hidden>
                         net (fo=1, routed)           0.000    54.446    <hidden>
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  <hidden>
                         net (fo=1, routed)           0.000    54.560    <hidden>
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.674 r  <hidden>
                         net (fo=1, routed)           0.000    54.674    <hidden>
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.987 f  <hidden>
                         net (fo=41, routed)          1.539    56.526    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    56.832 r  <hidden>
                         net (fo=1, routed)           0.404    57.236    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.816 r  <hidden>
                         net (fo=1, routed)           0.000    57.816    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  <hidden>
                         net (fo=1, routed)           0.000    57.930    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  <hidden>
                         net (fo=1, routed)           0.000    58.044    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  <hidden>
                         net (fo=1, routed)           0.000    58.158    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.471 r  <hidden>
                         net (fo=21, routed)          1.931    60.402    <hidden>
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    60.708 r  <hidden>
                         net (fo=1, routed)           0.000    60.708    <hidden>
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.258 r  <hidden>
                         net (fo=1, routed)           0.000    61.258    <hidden>
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.372 r  <hidden>
                         net (fo=1, routed)           0.000    61.372    <hidden>
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.486 r  <hidden>
                         net (fo=1, routed)           0.009    61.495    <hidden>
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.609 r  <hidden>
                         net (fo=1, routed)           0.000    61.609    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.922 r  <hidden>
                         net (fo=2, routed)           0.743    62.665    <hidden>
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.332    62.997 r  <hidden>
                         net (fo=21, routed)          1.430    64.427    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.326    64.753 r  <hidden>
                         net (fo=1, routed)           0.000    64.753    <hidden>
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.154 r  <hidden>
                         net (fo=1, routed)           0.000    65.154    <hidden>
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  <hidden>
                         net (fo=1, routed)           0.009    65.277    <hidden>
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  <hidden>
                         net (fo=1, routed)           0.000    65.391    <hidden>
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  <hidden>
                         net (fo=1, routed)           0.000    65.505    <hidden>
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.818 r  <hidden>
                         net (fo=2, routed)           0.771    66.589    <hidden>
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.306    66.895 r  <hidden>
                         net (fo=1, routed)           0.330    67.225    <hidden>
    SLICE_X50Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    67.820 r  <hidden>
                         net (fo=1, routed)           0.000    67.820    <hidden>
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  <hidden>
                         net (fo=1, routed)           0.009    67.946    <hidden>
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.063 r  <hidden>
                         net (fo=1, routed)           0.000    68.063    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.180 r  <hidden>
                         net (fo=1, routed)           0.000    68.180    <hidden>
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    68.495 r  <hidden>
                         net (fo=49, routed)          1.628    70.123    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024    74.147 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.045    75.193    converter_x/GRADOS_INT3_n_105
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124    75.317 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.549    75.865    converter_x/i__carry_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.445 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.445    converter_x/_inferred__1/i__carry_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.559 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.559    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.673 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.673    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.895 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.116    78.011    converter_x/GRADOS_INT3__0[13]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.299    78.310 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.324    78.634    converter_x/i__carry_i_1__0_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    79.229 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    79.229    converter_x/_inferred__2/i__carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.346 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.346    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.463 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.463    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.778 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    80.580    converter_x/GRADOS_INT1[16]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.307    80.887 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    80.887    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.419 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    81.419    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.658 f  converter_x/SEGMENTS_OBUF[6]_inst_i_164/O[2]
                         net (fo=30, routed)          3.701    85.358    converter_x/ANGULO_X_DEG_desplazado[22]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.302    85.660 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2930/O
                         net (fo=1, routed)           0.000    85.660    converter_x/SEGMENTS_OBUF[6]_inst_i_2930_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.210 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1482/CO[3]
                         net (fo=1, routed)           0.000    86.210    converter_x/SEGMENTS_OBUF[6]_inst_i_1482_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  converter_x/SEGMENTS_OBUF[6]_inst_i_753/CO[3]
                         net (fo=1, routed)           0.000    86.324    converter_x/SEGMENTS_OBUF[6]_inst_i_753_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.546 r  converter_x/SEGMENTS_OBUF[6]_inst_i_342/O[0]
                         net (fo=41, routed)          2.904    89.451    converter_x/split_x/centenas6[29]
    SLICE_X54Y100        LUT3 (Prop_lut3_I2_O)        0.325    89.776 r  converter_x/SEGMENTS_OBUF[6]_inst_i_765/O
                         net (fo=46, routed)          2.455    92.231    converter_x/split_x/p_0_in[29]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.328    92.559 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4340/O
                         net (fo=1, routed)           0.000    92.559    split_x/SEGMENTS_OBUF[6]_inst_i_1671[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.092 r  split_x/SEGMENTS_OBUF[6]_inst_i_3119/CO[3]
                         net (fo=1, routed)           0.000    93.092    split_x/SEGMENTS_OBUF[6]_inst_i_3119_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.209 r  split_x/SEGMENTS_OBUF[6]_inst_i_4174/CO[3]
                         net (fo=1, routed)           0.000    93.209    split_x/SEGMENTS_OBUF[6]_inst_i_4174_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.463 f  split_x/SEGMENTS_OBUF[6]_inst_i_2907/CO[0]
                         net (fo=40, routed)          1.942    95.404    converter_x/SEGMENTS_OBUF[6]_inst_i_4206[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.367    95.771 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5325/O
                         net (fo=2, routed)           1.185    96.957    converter_x/SEGMENTS_OBUF[6]_inst_i_277_1[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    97.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5329/O
                         net (fo=1, routed)           0.000    97.081    split_x/SEGMENTS_OBUF[6]_inst_i_4152_5[1]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/CO[3]
                         net (fo=1, routed)           0.000    97.614    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    97.833 r  split_x/SEGMENTS_OBUF[6]_inst_i_2885/O[0]
                         net (fo=3, routed)           0.846    98.678    split_x/SEGMENTS_OBUF[6]_inst_i_2885_n_7
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.295    98.973 r  split_x/SEGMENTS_OBUF[6]_inst_i_4158/O
                         net (fo=2, routed)           0.842    99.816    split_x/SEGMENTS_OBUF[6]_inst_i_4158_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I4_O)        0.152    99.968 r  split_x/SEGMENTS_OBUF[6]_inst_i_2876/O
                         net (fo=2, routed)           1.299   101.267    split_x/SEGMENTS_OBUF[6]_inst_i_2876_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.326   101.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_2880/O
                         net (fo=1, routed)           0.000   101.593    split_x/SEGMENTS_OBUF[6]_inst_i_2880_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.994 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   101.994    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.328 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[1]
                         net (fo=7, routed)           1.367   103.695    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.303   103.998 r  split_x/SEGMENTS_OBUF[6]_inst_i_2925/O
                         net (fo=1, routed)           0.000   103.998    split_x/SEGMENTS_OBUF[6]_inst_i_2925_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   104.638 r  split_x/SEGMENTS_OBUF[6]_inst_i_1477/O[3]
                         net (fo=3, routed)           0.960   105.598    converter_x/SEGMENTS_OBUF[6]_inst_i_1487[3]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.332   105.930 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1491/O
                         net (fo=1, routed)           0.654   106.585    split_x/SEGMENTS_OBUF[6]_inst_i_343_0[0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728   107.313 r  split_x/SEGMENTS_OBUF[6]_inst_i_756/CO[3]
                         net (fo=1, routed)           0.000   107.313    split_x/SEGMENTS_OBUF[6]_inst_i_756_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.427 r  split_x/SEGMENTS_OBUF[6]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000   107.427    split_x/SEGMENTS_OBUF[6]_inst_i_343_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   107.698 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          2.511   110.208    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.373   110.581 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.344   110.925    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   111.505 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   111.505    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.727 f  split_x/SEGMENTS_OBUF[6]_inst_i_1437/O[0]
                         net (fo=2, routed)           0.818   112.545    split_x/unidades4[5]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.299   112.844 r  split_x/SEGMENTS_OBUF[6]_inst_i_5420/O
                         net (fo=1, routed)           0.000   112.844    split_x/SEGMENTS_OBUF[6]_inst_i_5420_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.376 r  split_x/SEGMENTS_OBUF[6]_inst_i_4267/CO[3]
                         net (fo=1, routed)           0.000   113.376    split_x/SEGMENTS_OBUF[6]_inst_i_4267_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.490 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   113.490    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.803 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[3]
                         net (fo=1, routed)           0.811   114.614    split_x/unidades5[16]
    SLICE_X39Y95         LUT5 (Prop_lut5_I3_O)        0.306   114.920 r  split_x/SEGMENTS_OBUF[6]_inst_i_3055/O
                         net (fo=23, routed)          2.337   117.257    split_x/SEGMENTS_OBUF[6]_inst_i_3055_n_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.124   117.381 r  split_x/SEGMENTS_OBUF[6]_inst_i_3019/O
                         net (fo=1, routed)           0.696   118.078    split_x/SEGMENTS_OBUF[6]_inst_i_3019_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   118.585 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   118.585    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.807 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.290   120.097    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.327   120.424 r  split_x/SEGMENTS_OBUF[6]_inst_i_1554/O
                         net (fo=1, routed)           0.476   120.900    split_x/SEGMENTS_OBUF[6]_inst_i_1554_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722   121.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/CO[3]
                         net (fo=1, routed)           0.001   121.622    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   121.945 r  split_x/SEGMENTS_OBUF[6]_inst_i_799/O[1]
                         net (fo=3, routed)           0.615   122.561    split_x/SEGMENTS_OBUF[6]_inst_i_799_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.306   122.867 r  split_x/SEGMENTS_OBUF[6]_inst_i_798/O
                         net (fo=2, routed)           1.184   124.050    split_x/SEGMENTS_OBUF[6]_inst_i_798_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.149   124.199 r  split_x/SEGMENTS_OBUF[6]_inst_i_776/O
                         net (fo=2, routed)           1.112   125.312    split_x/SEGMENTS_OBUF[6]_inst_i_776_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.332   125.644 r  split_x/SEGMENTS_OBUF[6]_inst_i_779/O
                         net (fo=1, routed)           0.000   125.644    split_x/SEGMENTS_OBUF[6]_inst_i_779_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.191 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[2]
                         net (fo=1, routed)           0.815   127.006    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_5
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.302   127.308 r  split_x/SEGMENTS_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.000   127.308    split_x/SEGMENTS_OBUF[6]_inst_i_358_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   127.556 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[2]
                         net (fo=1, routed)           0.936   128.492    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_5
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.302   128.794 r  split_x/SEGMENTS_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000   128.794    split_x/SEGMENTS_OBUF[6]_inst_i_183_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   129.041 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           0.884   129.925    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.325   130.250 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           0.977   131.226    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.328   131.554 r  split_x/SEGMENTS_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000   131.554    fsm_inst/unidades[1]
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   131.792 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000   131.792    fsm_inst/SEGMENTS_OBUF[6]_inst_i_22_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104   131.896 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.645   132.541    RingCount/SEGMENTS_OBUF[4]_inst_i_1_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.316   132.857 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.875   133.732    RingCount/sel0[2]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.124   133.856 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.576   137.433    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561   140.993 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000   140.993    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.944ns  (logic 56.148ns (41.609%)  route 78.796ns (58.391%))
  Logic Levels:           175  (CARRY4=124 DSP48E1=1 LUT1=13 LUT2=8 LUT3=9 LUT4=3 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.632     5.235    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/Q
                         net (fo=12, routed)          2.222     7.912    <hidden>
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  <hidden>
                         net (fo=1, routed)           0.000     8.036    <hidden>
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.437 r  <hidden>
                         net (fo=1, routed)           0.000     8.437    <hidden>
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  <hidden>
                         net (fo=1, routed)           0.000     8.551    <hidden>
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  <hidden>
                         net (fo=1, routed)           0.000     8.665    <hidden>
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  <hidden>
                         net (fo=1, routed)           0.000     8.779    <hidden>
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.001 r  <hidden>
                         net (fo=51, routed)          2.098    11.099    <hidden>
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.327    11.426 r  <hidden>
                         net (fo=1, routed)           0.977    12.403    <hidden>
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.332    12.735 r  <hidden>
                         net (fo=1, routed)           0.000    12.735    <hidden>
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.268 r  <hidden>
                         net (fo=1, routed)           0.000    13.268    <hidden>
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  <hidden>
                         net (fo=1, routed)           0.000    13.385    <hidden>
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.700 f  <hidden>
                         net (fo=51, routed)          2.220    15.920    <hidden>
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.335    16.255 r  <hidden>
                         net (fo=1, routed)           0.627    16.882    <hidden>
    SLICE_X29Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    17.664 r  <hidden>
                         net (fo=1, routed)           0.000    17.664    <hidden>
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.778 r  <hidden>
                         net (fo=1, routed)           0.000    17.778    <hidden>
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.892 r  <hidden>
                         net (fo=1, routed)           0.000    17.892    <hidden>
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.006 r  <hidden>
                         net (fo=1, routed)           0.000    18.006    <hidden>
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.319 f  <hidden>
                         net (fo=59, routed)          1.508    19.827    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    20.133 r  <hidden>
                         net (fo=1, routed)           0.476    20.610    <hidden>
    SLICE_X31Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.190 r  <hidden>
                         net (fo=1, routed)           0.000    21.190    <hidden>
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  <hidden>
                         net (fo=1, routed)           0.000    21.304    <hidden>
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  <hidden>
                         net (fo=1, routed)           0.000    21.418    <hidden>
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  <hidden>
                         net (fo=1, routed)           0.000    21.532    <hidden>
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.845 f  <hidden>
                         net (fo=58, routed)          1.524    23.369    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    23.675 r  <hidden>
                         net (fo=1, routed)           0.568    24.243    <hidden>
    SLICE_X33Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.823 r  <hidden>
                         net (fo=1, routed)           0.000    24.823    <hidden>
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.937 r  <hidden>
                         net (fo=1, routed)           0.000    24.937    <hidden>
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.051 r  <hidden>
                         net (fo=1, routed)           0.000    25.051    <hidden>
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.165 r  <hidden>
                         net (fo=1, routed)           0.000    25.165    <hidden>
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.478 f  <hidden>
                         net (fo=57, routed)          1.221    26.699    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.306    27.005 r  <hidden>
                         net (fo=1, routed)           0.382    27.388    <hidden>
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.983 r  <hidden>
                         net (fo=1, routed)           0.009    27.992    <hidden>
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  <hidden>
                         net (fo=1, routed)           0.000    28.109    <hidden>
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  <hidden>
                         net (fo=1, routed)           0.000    28.226    <hidden>
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  <hidden>
                         net (fo=1, routed)           0.000    28.343    <hidden>
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.658 f  <hidden>
                         net (fo=56, routed)          1.469    30.127    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.307    30.434 r  <hidden>
                         net (fo=1, routed)           0.517    30.951    <hidden>
    SLICE_X33Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.531 r  <hidden>
                         net (fo=1, routed)           0.009    31.540    <hidden>
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  <hidden>
                         net (fo=1, routed)           0.000    31.654    <hidden>
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  <hidden>
                         net (fo=1, routed)           0.000    31.768    <hidden>
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  <hidden>
                         net (fo=1, routed)           0.000    31.882    <hidden>
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.195 f  <hidden>
                         net (fo=55, routed)          1.483    33.678    <hidden>
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.306    33.984 r  <hidden>
                         net (fo=1, routed)           0.331    34.315    <hidden>
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.895 r  <hidden>
                         net (fo=1, routed)           0.000    34.895    <hidden>
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.009 r  <hidden>
                         net (fo=1, routed)           0.000    35.009    <hidden>
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.123 r  <hidden>
                         net (fo=1, routed)           0.000    35.123    <hidden>
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.237 r  <hidden>
                         net (fo=1, routed)           0.000    35.237    <hidden>
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.550 f  <hidden>
                         net (fo=54, routed)          1.895    37.444    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.306    37.750 r  <hidden>
                         net (fo=1, routed)           0.344    38.094    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.689 r  <hidden>
                         net (fo=1, routed)           0.000    38.689    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.806 r  <hidden>
                         net (fo=1, routed)           0.000    38.806    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.923 r  <hidden>
                         net (fo=1, routed)           0.000    38.923    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.040 r  <hidden>
                         net (fo=1, routed)           0.000    39.040    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.355 f  <hidden>
                         net (fo=53, routed)          1.268    40.623    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.307    40.930 r  <hidden>
                         net (fo=1, routed)           0.344    41.274    <hidden>
    SLICE_X40Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.854 r  <hidden>
                         net (fo=1, routed)           0.000    41.854    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  <hidden>
                         net (fo=1, routed)           0.000    41.968    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  <hidden>
                         net (fo=1, routed)           0.000    42.082    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  <hidden>
                         net (fo=1, routed)           0.000    42.196    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.509 r  <hidden>
                         net (fo=52, routed)          1.550    44.058    <hidden>
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.306    44.364 r  <hidden>
                         net (fo=1, routed)           0.000    44.364    <hidden>
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.897 r  <hidden>
                         net (fo=1, routed)           0.000    44.897    <hidden>
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.014 r  <hidden>
                         net (fo=1, routed)           0.000    45.014    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  <hidden>
                         net (fo=1, routed)           0.000    45.131    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  <hidden>
                         net (fo=1, routed)           0.000    45.248    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.563 r  <hidden>
                         net (fo=51, routed)          1.445    47.008    <hidden>
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.307    47.315 r  <hidden>
                         net (fo=1, routed)           0.000    47.315    <hidden>
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.847 r  <hidden>
                         net (fo=1, routed)           0.000    47.847    <hidden>
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  <hidden>
                         net (fo=1, routed)           0.000    47.961    <hidden>
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  <hidden>
                         net (fo=1, routed)           0.000    48.075    <hidden>
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  <hidden>
                         net (fo=1, routed)           0.000    48.189    <hidden>
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.502 f  <hidden>
                         net (fo=50, routed)          1.357    49.860    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    50.166 r  <hidden>
                         net (fo=1, routed)           0.348    50.514    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.094 r  <hidden>
                         net (fo=1, routed)           0.000    51.094    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.208 r  <hidden>
                         net (fo=1, routed)           0.000    51.208    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.322 r  <hidden>
                         net (fo=1, routed)           0.000    51.322    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.436 r  <hidden>
                         net (fo=1, routed)           0.000    51.436    <hidden>
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.749 f  <hidden>
                         net (fo=49, routed)          1.374    53.123    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    53.429 r  <hidden>
                         net (fo=1, routed)           0.323    53.752    <hidden>
    SLICE_X47Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.332 r  <hidden>
                         net (fo=1, routed)           0.000    54.332    <hidden>
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  <hidden>
                         net (fo=1, routed)           0.000    54.446    <hidden>
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  <hidden>
                         net (fo=1, routed)           0.000    54.560    <hidden>
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.674 r  <hidden>
                         net (fo=1, routed)           0.000    54.674    <hidden>
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.987 f  <hidden>
                         net (fo=41, routed)          1.539    56.526    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    56.832 r  <hidden>
                         net (fo=1, routed)           0.404    57.236    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.816 r  <hidden>
                         net (fo=1, routed)           0.000    57.816    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  <hidden>
                         net (fo=1, routed)           0.000    57.930    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  <hidden>
                         net (fo=1, routed)           0.000    58.044    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  <hidden>
                         net (fo=1, routed)           0.000    58.158    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.471 r  <hidden>
                         net (fo=21, routed)          1.931    60.402    <hidden>
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    60.708 r  <hidden>
                         net (fo=1, routed)           0.000    60.708    <hidden>
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.258 r  <hidden>
                         net (fo=1, routed)           0.000    61.258    <hidden>
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.372 r  <hidden>
                         net (fo=1, routed)           0.000    61.372    <hidden>
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.486 r  <hidden>
                         net (fo=1, routed)           0.009    61.495    <hidden>
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.609 r  <hidden>
                         net (fo=1, routed)           0.000    61.609    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.922 r  <hidden>
                         net (fo=2, routed)           0.743    62.665    <hidden>
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.332    62.997 r  <hidden>
                         net (fo=21, routed)          1.430    64.427    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.326    64.753 r  <hidden>
                         net (fo=1, routed)           0.000    64.753    <hidden>
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.154 r  <hidden>
                         net (fo=1, routed)           0.000    65.154    <hidden>
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  <hidden>
                         net (fo=1, routed)           0.009    65.277    <hidden>
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  <hidden>
                         net (fo=1, routed)           0.000    65.391    <hidden>
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  <hidden>
                         net (fo=1, routed)           0.000    65.505    <hidden>
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.818 r  <hidden>
                         net (fo=2, routed)           0.771    66.589    <hidden>
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.306    66.895 r  <hidden>
                         net (fo=1, routed)           0.330    67.225    <hidden>
    SLICE_X50Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    67.820 r  <hidden>
                         net (fo=1, routed)           0.000    67.820    <hidden>
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  <hidden>
                         net (fo=1, routed)           0.009    67.946    <hidden>
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.063 r  <hidden>
                         net (fo=1, routed)           0.000    68.063    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.180 r  <hidden>
                         net (fo=1, routed)           0.000    68.180    <hidden>
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    68.495 r  <hidden>
                         net (fo=49, routed)          1.628    70.123    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024    74.147 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.045    75.193    converter_x/GRADOS_INT3_n_105
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124    75.317 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.549    75.865    converter_x/i__carry_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.445 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.445    converter_x/_inferred__1/i__carry_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.559 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.559    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.673 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.673    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.895 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.116    78.011    converter_x/GRADOS_INT3__0[13]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.299    78.310 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.324    78.634    converter_x/i__carry_i_1__0_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    79.229 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    79.229    converter_x/_inferred__2/i__carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.346 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.346    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.463 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.463    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.778 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    80.580    converter_x/GRADOS_INT1[16]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.307    80.887 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    80.887    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.419 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    81.419    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.658 f  converter_x/SEGMENTS_OBUF[6]_inst_i_164/O[2]
                         net (fo=30, routed)          3.701    85.358    converter_x/ANGULO_X_DEG_desplazado[22]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.302    85.660 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2930/O
                         net (fo=1, routed)           0.000    85.660    converter_x/SEGMENTS_OBUF[6]_inst_i_2930_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.210 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1482/CO[3]
                         net (fo=1, routed)           0.000    86.210    converter_x/SEGMENTS_OBUF[6]_inst_i_1482_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  converter_x/SEGMENTS_OBUF[6]_inst_i_753/CO[3]
                         net (fo=1, routed)           0.000    86.324    converter_x/SEGMENTS_OBUF[6]_inst_i_753_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.546 r  converter_x/SEGMENTS_OBUF[6]_inst_i_342/O[0]
                         net (fo=41, routed)          2.904    89.451    converter_x/split_x/centenas6[29]
    SLICE_X54Y100        LUT3 (Prop_lut3_I2_O)        0.325    89.776 r  converter_x/SEGMENTS_OBUF[6]_inst_i_765/O
                         net (fo=46, routed)          2.455    92.231    converter_x/split_x/p_0_in[29]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.328    92.559 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4340/O
                         net (fo=1, routed)           0.000    92.559    split_x/SEGMENTS_OBUF[6]_inst_i_1671[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.092 r  split_x/SEGMENTS_OBUF[6]_inst_i_3119/CO[3]
                         net (fo=1, routed)           0.000    93.092    split_x/SEGMENTS_OBUF[6]_inst_i_3119_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.209 r  split_x/SEGMENTS_OBUF[6]_inst_i_4174/CO[3]
                         net (fo=1, routed)           0.000    93.209    split_x/SEGMENTS_OBUF[6]_inst_i_4174_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.463 f  split_x/SEGMENTS_OBUF[6]_inst_i_2907/CO[0]
                         net (fo=40, routed)          1.942    95.404    converter_x/SEGMENTS_OBUF[6]_inst_i_4206[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.367    95.771 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5325/O
                         net (fo=2, routed)           1.185    96.957    converter_x/SEGMENTS_OBUF[6]_inst_i_277_1[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    97.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5329/O
                         net (fo=1, routed)           0.000    97.081    split_x/SEGMENTS_OBUF[6]_inst_i_4152_5[1]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/CO[3]
                         net (fo=1, routed)           0.000    97.614    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    97.833 r  split_x/SEGMENTS_OBUF[6]_inst_i_2885/O[0]
                         net (fo=3, routed)           0.846    98.678    split_x/SEGMENTS_OBUF[6]_inst_i_2885_n_7
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.295    98.973 r  split_x/SEGMENTS_OBUF[6]_inst_i_4158/O
                         net (fo=2, routed)           0.842    99.816    split_x/SEGMENTS_OBUF[6]_inst_i_4158_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I4_O)        0.152    99.968 r  split_x/SEGMENTS_OBUF[6]_inst_i_2876/O
                         net (fo=2, routed)           1.299   101.267    split_x/SEGMENTS_OBUF[6]_inst_i_2876_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.326   101.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_2880/O
                         net (fo=1, routed)           0.000   101.593    split_x/SEGMENTS_OBUF[6]_inst_i_2880_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.994 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   101.994    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.328 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[1]
                         net (fo=7, routed)           1.367   103.695    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.303   103.998 r  split_x/SEGMENTS_OBUF[6]_inst_i_2925/O
                         net (fo=1, routed)           0.000   103.998    split_x/SEGMENTS_OBUF[6]_inst_i_2925_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   104.638 r  split_x/SEGMENTS_OBUF[6]_inst_i_1477/O[3]
                         net (fo=3, routed)           0.960   105.598    converter_x/SEGMENTS_OBUF[6]_inst_i_1487[3]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.332   105.930 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1491/O
                         net (fo=1, routed)           0.654   106.585    split_x/SEGMENTS_OBUF[6]_inst_i_343_0[0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728   107.313 r  split_x/SEGMENTS_OBUF[6]_inst_i_756/CO[3]
                         net (fo=1, routed)           0.000   107.313    split_x/SEGMENTS_OBUF[6]_inst_i_756_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.427 r  split_x/SEGMENTS_OBUF[6]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000   107.427    split_x/SEGMENTS_OBUF[6]_inst_i_343_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   107.698 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          2.511   110.208    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.373   110.581 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.344   110.925    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   111.505 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   111.505    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.727 f  split_x/SEGMENTS_OBUF[6]_inst_i_1437/O[0]
                         net (fo=2, routed)           0.818   112.545    split_x/unidades4[5]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.299   112.844 r  split_x/SEGMENTS_OBUF[6]_inst_i_5420/O
                         net (fo=1, routed)           0.000   112.844    split_x/SEGMENTS_OBUF[6]_inst_i_5420_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.376 r  split_x/SEGMENTS_OBUF[6]_inst_i_4267/CO[3]
                         net (fo=1, routed)           0.000   113.376    split_x/SEGMENTS_OBUF[6]_inst_i_4267_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.490 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   113.490    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.803 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[3]
                         net (fo=1, routed)           0.811   114.614    split_x/unidades5[16]
    SLICE_X39Y95         LUT5 (Prop_lut5_I3_O)        0.306   114.920 r  split_x/SEGMENTS_OBUF[6]_inst_i_3055/O
                         net (fo=23, routed)          2.337   117.257    split_x/SEGMENTS_OBUF[6]_inst_i_3055_n_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.124   117.381 r  split_x/SEGMENTS_OBUF[6]_inst_i_3019/O
                         net (fo=1, routed)           0.696   118.078    split_x/SEGMENTS_OBUF[6]_inst_i_3019_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   118.585 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   118.585    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.807 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.290   120.097    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.327   120.424 r  split_x/SEGMENTS_OBUF[6]_inst_i_1554/O
                         net (fo=1, routed)           0.476   120.900    split_x/SEGMENTS_OBUF[6]_inst_i_1554_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722   121.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/CO[3]
                         net (fo=1, routed)           0.001   121.622    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   121.945 r  split_x/SEGMENTS_OBUF[6]_inst_i_799/O[1]
                         net (fo=3, routed)           0.615   122.561    split_x/SEGMENTS_OBUF[6]_inst_i_799_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.306   122.867 r  split_x/SEGMENTS_OBUF[6]_inst_i_798/O
                         net (fo=2, routed)           1.184   124.050    split_x/SEGMENTS_OBUF[6]_inst_i_798_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.149   124.199 r  split_x/SEGMENTS_OBUF[6]_inst_i_776/O
                         net (fo=2, routed)           1.112   125.312    split_x/SEGMENTS_OBUF[6]_inst_i_776_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.332   125.644 r  split_x/SEGMENTS_OBUF[6]_inst_i_779/O
                         net (fo=1, routed)           0.000   125.644    split_x/SEGMENTS_OBUF[6]_inst_i_779_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.191 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[2]
                         net (fo=1, routed)           0.815   127.006    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_5
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.302   127.308 r  split_x/SEGMENTS_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.000   127.308    split_x/SEGMENTS_OBUF[6]_inst_i_358_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   127.556 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[2]
                         net (fo=1, routed)           0.936   128.492    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_5
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.302   128.794 r  split_x/SEGMENTS_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000   128.794    split_x/SEGMENTS_OBUF[6]_inst_i_183_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   129.041 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           0.884   129.925    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.325   130.250 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           0.977   131.226    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.328   131.554 r  split_x/SEGMENTS_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000   131.554    fsm_inst/unidades[1]
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   131.792 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000   131.792    fsm_inst/SEGMENTS_OBUF[6]_inst_i_22_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104   131.896 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.645   132.541    RingCount/SEGMENTS_OBUF[4]_inst_i_1_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.316   132.857 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.883   133.740    RingCount/sel0[2]
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.124   133.864 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.777   136.641    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537   140.179 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000   140.179    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.923ns  (logic 56.144ns (41.612%)  route 78.779ns (58.388%))
  Logic Levels:           175  (CARRY4=124 DSP48E1=1 LUT1=13 LUT2=8 LUT3=9 LUT4=3 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.632     5.235    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/Q
                         net (fo=12, routed)          2.222     7.912    <hidden>
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  <hidden>
                         net (fo=1, routed)           0.000     8.036    <hidden>
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.437 r  <hidden>
                         net (fo=1, routed)           0.000     8.437    <hidden>
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  <hidden>
                         net (fo=1, routed)           0.000     8.551    <hidden>
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  <hidden>
                         net (fo=1, routed)           0.000     8.665    <hidden>
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  <hidden>
                         net (fo=1, routed)           0.000     8.779    <hidden>
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.001 r  <hidden>
                         net (fo=51, routed)          2.098    11.099    <hidden>
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.327    11.426 r  <hidden>
                         net (fo=1, routed)           0.977    12.403    <hidden>
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.332    12.735 r  <hidden>
                         net (fo=1, routed)           0.000    12.735    <hidden>
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.268 r  <hidden>
                         net (fo=1, routed)           0.000    13.268    <hidden>
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  <hidden>
                         net (fo=1, routed)           0.000    13.385    <hidden>
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.700 f  <hidden>
                         net (fo=51, routed)          2.220    15.920    <hidden>
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.335    16.255 r  <hidden>
                         net (fo=1, routed)           0.627    16.882    <hidden>
    SLICE_X29Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    17.664 r  <hidden>
                         net (fo=1, routed)           0.000    17.664    <hidden>
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.778 r  <hidden>
                         net (fo=1, routed)           0.000    17.778    <hidden>
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.892 r  <hidden>
                         net (fo=1, routed)           0.000    17.892    <hidden>
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.006 r  <hidden>
                         net (fo=1, routed)           0.000    18.006    <hidden>
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.319 f  <hidden>
                         net (fo=59, routed)          1.508    19.827    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    20.133 r  <hidden>
                         net (fo=1, routed)           0.476    20.610    <hidden>
    SLICE_X31Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.190 r  <hidden>
                         net (fo=1, routed)           0.000    21.190    <hidden>
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  <hidden>
                         net (fo=1, routed)           0.000    21.304    <hidden>
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  <hidden>
                         net (fo=1, routed)           0.000    21.418    <hidden>
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  <hidden>
                         net (fo=1, routed)           0.000    21.532    <hidden>
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.845 f  <hidden>
                         net (fo=58, routed)          1.524    23.369    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    23.675 r  <hidden>
                         net (fo=1, routed)           0.568    24.243    <hidden>
    SLICE_X33Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.823 r  <hidden>
                         net (fo=1, routed)           0.000    24.823    <hidden>
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.937 r  <hidden>
                         net (fo=1, routed)           0.000    24.937    <hidden>
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.051 r  <hidden>
                         net (fo=1, routed)           0.000    25.051    <hidden>
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.165 r  <hidden>
                         net (fo=1, routed)           0.000    25.165    <hidden>
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.478 f  <hidden>
                         net (fo=57, routed)          1.221    26.699    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.306    27.005 r  <hidden>
                         net (fo=1, routed)           0.382    27.388    <hidden>
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.983 r  <hidden>
                         net (fo=1, routed)           0.009    27.992    <hidden>
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  <hidden>
                         net (fo=1, routed)           0.000    28.109    <hidden>
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  <hidden>
                         net (fo=1, routed)           0.000    28.226    <hidden>
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  <hidden>
                         net (fo=1, routed)           0.000    28.343    <hidden>
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.658 f  <hidden>
                         net (fo=56, routed)          1.469    30.127    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.307    30.434 r  <hidden>
                         net (fo=1, routed)           0.517    30.951    <hidden>
    SLICE_X33Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.531 r  <hidden>
                         net (fo=1, routed)           0.009    31.540    <hidden>
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  <hidden>
                         net (fo=1, routed)           0.000    31.654    <hidden>
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  <hidden>
                         net (fo=1, routed)           0.000    31.768    <hidden>
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  <hidden>
                         net (fo=1, routed)           0.000    31.882    <hidden>
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.195 f  <hidden>
                         net (fo=55, routed)          1.483    33.678    <hidden>
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.306    33.984 r  <hidden>
                         net (fo=1, routed)           0.331    34.315    <hidden>
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.895 r  <hidden>
                         net (fo=1, routed)           0.000    34.895    <hidden>
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.009 r  <hidden>
                         net (fo=1, routed)           0.000    35.009    <hidden>
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.123 r  <hidden>
                         net (fo=1, routed)           0.000    35.123    <hidden>
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.237 r  <hidden>
                         net (fo=1, routed)           0.000    35.237    <hidden>
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.550 f  <hidden>
                         net (fo=54, routed)          1.895    37.444    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.306    37.750 r  <hidden>
                         net (fo=1, routed)           0.344    38.094    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.689 r  <hidden>
                         net (fo=1, routed)           0.000    38.689    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.806 r  <hidden>
                         net (fo=1, routed)           0.000    38.806    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.923 r  <hidden>
                         net (fo=1, routed)           0.000    38.923    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.040 r  <hidden>
                         net (fo=1, routed)           0.000    39.040    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.355 f  <hidden>
                         net (fo=53, routed)          1.268    40.623    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.307    40.930 r  <hidden>
                         net (fo=1, routed)           0.344    41.274    <hidden>
    SLICE_X40Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.854 r  <hidden>
                         net (fo=1, routed)           0.000    41.854    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  <hidden>
                         net (fo=1, routed)           0.000    41.968    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  <hidden>
                         net (fo=1, routed)           0.000    42.082    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  <hidden>
                         net (fo=1, routed)           0.000    42.196    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.509 r  <hidden>
                         net (fo=52, routed)          1.550    44.058    <hidden>
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.306    44.364 r  <hidden>
                         net (fo=1, routed)           0.000    44.364    <hidden>
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.897 r  <hidden>
                         net (fo=1, routed)           0.000    44.897    <hidden>
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.014 r  <hidden>
                         net (fo=1, routed)           0.000    45.014    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  <hidden>
                         net (fo=1, routed)           0.000    45.131    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  <hidden>
                         net (fo=1, routed)           0.000    45.248    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.563 r  <hidden>
                         net (fo=51, routed)          1.445    47.008    <hidden>
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.307    47.315 r  <hidden>
                         net (fo=1, routed)           0.000    47.315    <hidden>
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.847 r  <hidden>
                         net (fo=1, routed)           0.000    47.847    <hidden>
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  <hidden>
                         net (fo=1, routed)           0.000    47.961    <hidden>
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  <hidden>
                         net (fo=1, routed)           0.000    48.075    <hidden>
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  <hidden>
                         net (fo=1, routed)           0.000    48.189    <hidden>
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.502 f  <hidden>
                         net (fo=50, routed)          1.357    49.860    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    50.166 r  <hidden>
                         net (fo=1, routed)           0.348    50.514    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.094 r  <hidden>
                         net (fo=1, routed)           0.000    51.094    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.208 r  <hidden>
                         net (fo=1, routed)           0.000    51.208    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.322 r  <hidden>
                         net (fo=1, routed)           0.000    51.322    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.436 r  <hidden>
                         net (fo=1, routed)           0.000    51.436    <hidden>
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.749 f  <hidden>
                         net (fo=49, routed)          1.374    53.123    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    53.429 r  <hidden>
                         net (fo=1, routed)           0.323    53.752    <hidden>
    SLICE_X47Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.332 r  <hidden>
                         net (fo=1, routed)           0.000    54.332    <hidden>
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  <hidden>
                         net (fo=1, routed)           0.000    54.446    <hidden>
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  <hidden>
                         net (fo=1, routed)           0.000    54.560    <hidden>
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.674 r  <hidden>
                         net (fo=1, routed)           0.000    54.674    <hidden>
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.987 f  <hidden>
                         net (fo=41, routed)          1.539    56.526    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    56.832 r  <hidden>
                         net (fo=1, routed)           0.404    57.236    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.816 r  <hidden>
                         net (fo=1, routed)           0.000    57.816    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  <hidden>
                         net (fo=1, routed)           0.000    57.930    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  <hidden>
                         net (fo=1, routed)           0.000    58.044    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  <hidden>
                         net (fo=1, routed)           0.000    58.158    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.471 r  <hidden>
                         net (fo=21, routed)          1.931    60.402    <hidden>
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    60.708 r  <hidden>
                         net (fo=1, routed)           0.000    60.708    <hidden>
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.258 r  <hidden>
                         net (fo=1, routed)           0.000    61.258    <hidden>
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.372 r  <hidden>
                         net (fo=1, routed)           0.000    61.372    <hidden>
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.486 r  <hidden>
                         net (fo=1, routed)           0.009    61.495    <hidden>
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.609 r  <hidden>
                         net (fo=1, routed)           0.000    61.609    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.922 r  <hidden>
                         net (fo=2, routed)           0.743    62.665    <hidden>
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.332    62.997 r  <hidden>
                         net (fo=21, routed)          1.430    64.427    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.326    64.753 r  <hidden>
                         net (fo=1, routed)           0.000    64.753    <hidden>
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.154 r  <hidden>
                         net (fo=1, routed)           0.000    65.154    <hidden>
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  <hidden>
                         net (fo=1, routed)           0.009    65.277    <hidden>
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  <hidden>
                         net (fo=1, routed)           0.000    65.391    <hidden>
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  <hidden>
                         net (fo=1, routed)           0.000    65.505    <hidden>
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.818 r  <hidden>
                         net (fo=2, routed)           0.771    66.589    <hidden>
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.306    66.895 r  <hidden>
                         net (fo=1, routed)           0.330    67.225    <hidden>
    SLICE_X50Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    67.820 r  <hidden>
                         net (fo=1, routed)           0.000    67.820    <hidden>
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  <hidden>
                         net (fo=1, routed)           0.009    67.946    <hidden>
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.063 r  <hidden>
                         net (fo=1, routed)           0.000    68.063    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.180 r  <hidden>
                         net (fo=1, routed)           0.000    68.180    <hidden>
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    68.495 r  <hidden>
                         net (fo=49, routed)          1.628    70.123    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024    74.147 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.045    75.193    converter_x/GRADOS_INT3_n_105
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124    75.317 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.549    75.865    converter_x/i__carry_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.445 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.445    converter_x/_inferred__1/i__carry_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.559 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.559    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.673 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.673    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.895 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.116    78.011    converter_x/GRADOS_INT3__0[13]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.299    78.310 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.324    78.634    converter_x/i__carry_i_1__0_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    79.229 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    79.229    converter_x/_inferred__2/i__carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.346 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.346    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.463 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.463    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.778 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    80.580    converter_x/GRADOS_INT1[16]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.307    80.887 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    80.887    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.419 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    81.419    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.658 f  converter_x/SEGMENTS_OBUF[6]_inst_i_164/O[2]
                         net (fo=30, routed)          3.701    85.358    converter_x/ANGULO_X_DEG_desplazado[22]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.302    85.660 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2930/O
                         net (fo=1, routed)           0.000    85.660    converter_x/SEGMENTS_OBUF[6]_inst_i_2930_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.210 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1482/CO[3]
                         net (fo=1, routed)           0.000    86.210    converter_x/SEGMENTS_OBUF[6]_inst_i_1482_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  converter_x/SEGMENTS_OBUF[6]_inst_i_753/CO[3]
                         net (fo=1, routed)           0.000    86.324    converter_x/SEGMENTS_OBUF[6]_inst_i_753_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.546 r  converter_x/SEGMENTS_OBUF[6]_inst_i_342/O[0]
                         net (fo=41, routed)          2.904    89.451    converter_x/split_x/centenas6[29]
    SLICE_X54Y100        LUT3 (Prop_lut3_I2_O)        0.325    89.776 r  converter_x/SEGMENTS_OBUF[6]_inst_i_765/O
                         net (fo=46, routed)          2.455    92.231    converter_x/split_x/p_0_in[29]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.328    92.559 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4340/O
                         net (fo=1, routed)           0.000    92.559    split_x/SEGMENTS_OBUF[6]_inst_i_1671[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.092 r  split_x/SEGMENTS_OBUF[6]_inst_i_3119/CO[3]
                         net (fo=1, routed)           0.000    93.092    split_x/SEGMENTS_OBUF[6]_inst_i_3119_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.209 r  split_x/SEGMENTS_OBUF[6]_inst_i_4174/CO[3]
                         net (fo=1, routed)           0.000    93.209    split_x/SEGMENTS_OBUF[6]_inst_i_4174_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.463 f  split_x/SEGMENTS_OBUF[6]_inst_i_2907/CO[0]
                         net (fo=40, routed)          1.942    95.404    converter_x/SEGMENTS_OBUF[6]_inst_i_4206[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.367    95.771 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5325/O
                         net (fo=2, routed)           1.185    96.957    converter_x/SEGMENTS_OBUF[6]_inst_i_277_1[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    97.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5329/O
                         net (fo=1, routed)           0.000    97.081    split_x/SEGMENTS_OBUF[6]_inst_i_4152_5[1]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/CO[3]
                         net (fo=1, routed)           0.000    97.614    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    97.833 r  split_x/SEGMENTS_OBUF[6]_inst_i_2885/O[0]
                         net (fo=3, routed)           0.846    98.678    split_x/SEGMENTS_OBUF[6]_inst_i_2885_n_7
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.295    98.973 r  split_x/SEGMENTS_OBUF[6]_inst_i_4158/O
                         net (fo=2, routed)           0.842    99.816    split_x/SEGMENTS_OBUF[6]_inst_i_4158_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I4_O)        0.152    99.968 r  split_x/SEGMENTS_OBUF[6]_inst_i_2876/O
                         net (fo=2, routed)           1.299   101.267    split_x/SEGMENTS_OBUF[6]_inst_i_2876_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.326   101.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_2880/O
                         net (fo=1, routed)           0.000   101.593    split_x/SEGMENTS_OBUF[6]_inst_i_2880_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.994 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   101.994    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.328 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[1]
                         net (fo=7, routed)           1.367   103.695    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.303   103.998 r  split_x/SEGMENTS_OBUF[6]_inst_i_2925/O
                         net (fo=1, routed)           0.000   103.998    split_x/SEGMENTS_OBUF[6]_inst_i_2925_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   104.638 r  split_x/SEGMENTS_OBUF[6]_inst_i_1477/O[3]
                         net (fo=3, routed)           0.960   105.598    converter_x/SEGMENTS_OBUF[6]_inst_i_1487[3]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.332   105.930 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1491/O
                         net (fo=1, routed)           0.654   106.585    split_x/SEGMENTS_OBUF[6]_inst_i_343_0[0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728   107.313 r  split_x/SEGMENTS_OBUF[6]_inst_i_756/CO[3]
                         net (fo=1, routed)           0.000   107.313    split_x/SEGMENTS_OBUF[6]_inst_i_756_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.427 r  split_x/SEGMENTS_OBUF[6]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000   107.427    split_x/SEGMENTS_OBUF[6]_inst_i_343_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   107.698 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          2.511   110.208    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.373   110.581 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.344   110.925    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   111.505 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   111.505    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.727 f  split_x/SEGMENTS_OBUF[6]_inst_i_1437/O[0]
                         net (fo=2, routed)           0.818   112.545    split_x/unidades4[5]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.299   112.844 r  split_x/SEGMENTS_OBUF[6]_inst_i_5420/O
                         net (fo=1, routed)           0.000   112.844    split_x/SEGMENTS_OBUF[6]_inst_i_5420_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.376 r  split_x/SEGMENTS_OBUF[6]_inst_i_4267/CO[3]
                         net (fo=1, routed)           0.000   113.376    split_x/SEGMENTS_OBUF[6]_inst_i_4267_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.490 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   113.490    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.803 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[3]
                         net (fo=1, routed)           0.811   114.614    split_x/unidades5[16]
    SLICE_X39Y95         LUT5 (Prop_lut5_I3_O)        0.306   114.920 r  split_x/SEGMENTS_OBUF[6]_inst_i_3055/O
                         net (fo=23, routed)          2.337   117.257    split_x/SEGMENTS_OBUF[6]_inst_i_3055_n_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.124   117.381 r  split_x/SEGMENTS_OBUF[6]_inst_i_3019/O
                         net (fo=1, routed)           0.696   118.078    split_x/SEGMENTS_OBUF[6]_inst_i_3019_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   118.585 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   118.585    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.807 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.290   120.097    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.327   120.424 r  split_x/SEGMENTS_OBUF[6]_inst_i_1554/O
                         net (fo=1, routed)           0.476   120.900    split_x/SEGMENTS_OBUF[6]_inst_i_1554_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722   121.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/CO[3]
                         net (fo=1, routed)           0.001   121.622    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   121.945 r  split_x/SEGMENTS_OBUF[6]_inst_i_799/O[1]
                         net (fo=3, routed)           0.615   122.561    split_x/SEGMENTS_OBUF[6]_inst_i_799_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.306   122.867 r  split_x/SEGMENTS_OBUF[6]_inst_i_798/O
                         net (fo=2, routed)           1.184   124.050    split_x/SEGMENTS_OBUF[6]_inst_i_798_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.149   124.199 r  split_x/SEGMENTS_OBUF[6]_inst_i_776/O
                         net (fo=2, routed)           1.112   125.312    split_x/SEGMENTS_OBUF[6]_inst_i_776_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.332   125.644 r  split_x/SEGMENTS_OBUF[6]_inst_i_779/O
                         net (fo=1, routed)           0.000   125.644    split_x/SEGMENTS_OBUF[6]_inst_i_779_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.191 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[2]
                         net (fo=1, routed)           0.815   127.006    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_5
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.302   127.308 r  split_x/SEGMENTS_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.000   127.308    split_x/SEGMENTS_OBUF[6]_inst_i_358_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   127.556 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[2]
                         net (fo=1, routed)           0.936   128.492    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_5
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.302   128.794 r  split_x/SEGMENTS_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000   128.794    split_x/SEGMENTS_OBUF[6]_inst_i_183_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   129.041 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           0.884   129.925    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.325   130.250 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           0.977   131.226    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.328   131.554 r  split_x/SEGMENTS_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000   131.554    fsm_inst/unidades[1]
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   131.792 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000   131.792    fsm_inst/SEGMENTS_OBUF[6]_inst_i_22_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104   131.896 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.645   132.541    RingCount/SEGMENTS_OBUF[4]_inst_i_1_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.316   132.857 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.483   133.340    RingCount/sel0[2]
    SLICE_X28Y102        LUT6 (Prop_lut6_I2_O)        0.124   133.464 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.160   136.624    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534   140.158 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000   140.158    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.322ns  (logic 56.161ns (41.811%)  route 78.161ns (58.189%))
  Logic Levels:           175  (CARRY4=124 DSP48E1=1 LUT1=13 LUT2=8 LUT3=9 LUT4=3 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.632     5.235    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/Q
                         net (fo=12, routed)          2.222     7.912    <hidden>
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  <hidden>
                         net (fo=1, routed)           0.000     8.036    <hidden>
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.437 r  <hidden>
                         net (fo=1, routed)           0.000     8.437    <hidden>
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  <hidden>
                         net (fo=1, routed)           0.000     8.551    <hidden>
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  <hidden>
                         net (fo=1, routed)           0.000     8.665    <hidden>
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  <hidden>
                         net (fo=1, routed)           0.000     8.779    <hidden>
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.001 r  <hidden>
                         net (fo=51, routed)          2.098    11.099    <hidden>
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.327    11.426 r  <hidden>
                         net (fo=1, routed)           0.977    12.403    <hidden>
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.332    12.735 r  <hidden>
                         net (fo=1, routed)           0.000    12.735    <hidden>
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.268 r  <hidden>
                         net (fo=1, routed)           0.000    13.268    <hidden>
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  <hidden>
                         net (fo=1, routed)           0.000    13.385    <hidden>
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.700 f  <hidden>
                         net (fo=51, routed)          2.220    15.920    <hidden>
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.335    16.255 r  <hidden>
                         net (fo=1, routed)           0.627    16.882    <hidden>
    SLICE_X29Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    17.664 r  <hidden>
                         net (fo=1, routed)           0.000    17.664    <hidden>
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.778 r  <hidden>
                         net (fo=1, routed)           0.000    17.778    <hidden>
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.892 r  <hidden>
                         net (fo=1, routed)           0.000    17.892    <hidden>
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.006 r  <hidden>
                         net (fo=1, routed)           0.000    18.006    <hidden>
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.319 f  <hidden>
                         net (fo=59, routed)          1.508    19.827    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    20.133 r  <hidden>
                         net (fo=1, routed)           0.476    20.610    <hidden>
    SLICE_X31Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.190 r  <hidden>
                         net (fo=1, routed)           0.000    21.190    <hidden>
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  <hidden>
                         net (fo=1, routed)           0.000    21.304    <hidden>
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  <hidden>
                         net (fo=1, routed)           0.000    21.418    <hidden>
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  <hidden>
                         net (fo=1, routed)           0.000    21.532    <hidden>
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.845 f  <hidden>
                         net (fo=58, routed)          1.524    23.369    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    23.675 r  <hidden>
                         net (fo=1, routed)           0.568    24.243    <hidden>
    SLICE_X33Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.823 r  <hidden>
                         net (fo=1, routed)           0.000    24.823    <hidden>
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.937 r  <hidden>
                         net (fo=1, routed)           0.000    24.937    <hidden>
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.051 r  <hidden>
                         net (fo=1, routed)           0.000    25.051    <hidden>
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.165 r  <hidden>
                         net (fo=1, routed)           0.000    25.165    <hidden>
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.478 f  <hidden>
                         net (fo=57, routed)          1.221    26.699    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.306    27.005 r  <hidden>
                         net (fo=1, routed)           0.382    27.388    <hidden>
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.983 r  <hidden>
                         net (fo=1, routed)           0.009    27.992    <hidden>
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  <hidden>
                         net (fo=1, routed)           0.000    28.109    <hidden>
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  <hidden>
                         net (fo=1, routed)           0.000    28.226    <hidden>
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  <hidden>
                         net (fo=1, routed)           0.000    28.343    <hidden>
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.658 f  <hidden>
                         net (fo=56, routed)          1.469    30.127    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.307    30.434 r  <hidden>
                         net (fo=1, routed)           0.517    30.951    <hidden>
    SLICE_X33Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.531 r  <hidden>
                         net (fo=1, routed)           0.009    31.540    <hidden>
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  <hidden>
                         net (fo=1, routed)           0.000    31.654    <hidden>
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  <hidden>
                         net (fo=1, routed)           0.000    31.768    <hidden>
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  <hidden>
                         net (fo=1, routed)           0.000    31.882    <hidden>
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.195 f  <hidden>
                         net (fo=55, routed)          1.483    33.678    <hidden>
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.306    33.984 r  <hidden>
                         net (fo=1, routed)           0.331    34.315    <hidden>
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.895 r  <hidden>
                         net (fo=1, routed)           0.000    34.895    <hidden>
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.009 r  <hidden>
                         net (fo=1, routed)           0.000    35.009    <hidden>
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.123 r  <hidden>
                         net (fo=1, routed)           0.000    35.123    <hidden>
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.237 r  <hidden>
                         net (fo=1, routed)           0.000    35.237    <hidden>
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.550 f  <hidden>
                         net (fo=54, routed)          1.895    37.444    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.306    37.750 r  <hidden>
                         net (fo=1, routed)           0.344    38.094    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.689 r  <hidden>
                         net (fo=1, routed)           0.000    38.689    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.806 r  <hidden>
                         net (fo=1, routed)           0.000    38.806    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.923 r  <hidden>
                         net (fo=1, routed)           0.000    38.923    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.040 r  <hidden>
                         net (fo=1, routed)           0.000    39.040    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.355 f  <hidden>
                         net (fo=53, routed)          1.268    40.623    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.307    40.930 r  <hidden>
                         net (fo=1, routed)           0.344    41.274    <hidden>
    SLICE_X40Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.854 r  <hidden>
                         net (fo=1, routed)           0.000    41.854    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  <hidden>
                         net (fo=1, routed)           0.000    41.968    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  <hidden>
                         net (fo=1, routed)           0.000    42.082    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  <hidden>
                         net (fo=1, routed)           0.000    42.196    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.509 r  <hidden>
                         net (fo=52, routed)          1.550    44.058    <hidden>
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.306    44.364 r  <hidden>
                         net (fo=1, routed)           0.000    44.364    <hidden>
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.897 r  <hidden>
                         net (fo=1, routed)           0.000    44.897    <hidden>
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.014 r  <hidden>
                         net (fo=1, routed)           0.000    45.014    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  <hidden>
                         net (fo=1, routed)           0.000    45.131    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  <hidden>
                         net (fo=1, routed)           0.000    45.248    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.563 r  <hidden>
                         net (fo=51, routed)          1.445    47.008    <hidden>
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.307    47.315 r  <hidden>
                         net (fo=1, routed)           0.000    47.315    <hidden>
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.847 r  <hidden>
                         net (fo=1, routed)           0.000    47.847    <hidden>
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  <hidden>
                         net (fo=1, routed)           0.000    47.961    <hidden>
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  <hidden>
                         net (fo=1, routed)           0.000    48.075    <hidden>
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  <hidden>
                         net (fo=1, routed)           0.000    48.189    <hidden>
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.502 f  <hidden>
                         net (fo=50, routed)          1.357    49.860    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    50.166 r  <hidden>
                         net (fo=1, routed)           0.348    50.514    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.094 r  <hidden>
                         net (fo=1, routed)           0.000    51.094    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.208 r  <hidden>
                         net (fo=1, routed)           0.000    51.208    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.322 r  <hidden>
                         net (fo=1, routed)           0.000    51.322    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.436 r  <hidden>
                         net (fo=1, routed)           0.000    51.436    <hidden>
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.749 f  <hidden>
                         net (fo=49, routed)          1.374    53.123    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    53.429 r  <hidden>
                         net (fo=1, routed)           0.323    53.752    <hidden>
    SLICE_X47Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.332 r  <hidden>
                         net (fo=1, routed)           0.000    54.332    <hidden>
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  <hidden>
                         net (fo=1, routed)           0.000    54.446    <hidden>
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  <hidden>
                         net (fo=1, routed)           0.000    54.560    <hidden>
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.674 r  <hidden>
                         net (fo=1, routed)           0.000    54.674    <hidden>
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.987 f  <hidden>
                         net (fo=41, routed)          1.539    56.526    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    56.832 r  <hidden>
                         net (fo=1, routed)           0.404    57.236    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.816 r  <hidden>
                         net (fo=1, routed)           0.000    57.816    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  <hidden>
                         net (fo=1, routed)           0.000    57.930    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  <hidden>
                         net (fo=1, routed)           0.000    58.044    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  <hidden>
                         net (fo=1, routed)           0.000    58.158    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.471 r  <hidden>
                         net (fo=21, routed)          1.931    60.402    <hidden>
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    60.708 r  <hidden>
                         net (fo=1, routed)           0.000    60.708    <hidden>
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.258 r  <hidden>
                         net (fo=1, routed)           0.000    61.258    <hidden>
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.372 r  <hidden>
                         net (fo=1, routed)           0.000    61.372    <hidden>
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.486 r  <hidden>
                         net (fo=1, routed)           0.009    61.495    <hidden>
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.609 r  <hidden>
                         net (fo=1, routed)           0.000    61.609    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.922 r  <hidden>
                         net (fo=2, routed)           0.743    62.665    <hidden>
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.332    62.997 r  <hidden>
                         net (fo=21, routed)          1.430    64.427    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.326    64.753 r  <hidden>
                         net (fo=1, routed)           0.000    64.753    <hidden>
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.154 r  <hidden>
                         net (fo=1, routed)           0.000    65.154    <hidden>
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  <hidden>
                         net (fo=1, routed)           0.009    65.277    <hidden>
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  <hidden>
                         net (fo=1, routed)           0.000    65.391    <hidden>
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  <hidden>
                         net (fo=1, routed)           0.000    65.505    <hidden>
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.818 r  <hidden>
                         net (fo=2, routed)           0.771    66.589    <hidden>
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.306    66.895 r  <hidden>
                         net (fo=1, routed)           0.330    67.225    <hidden>
    SLICE_X50Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    67.820 r  <hidden>
                         net (fo=1, routed)           0.000    67.820    <hidden>
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  <hidden>
                         net (fo=1, routed)           0.009    67.946    <hidden>
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.063 r  <hidden>
                         net (fo=1, routed)           0.000    68.063    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.180 r  <hidden>
                         net (fo=1, routed)           0.000    68.180    <hidden>
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    68.495 r  <hidden>
                         net (fo=49, routed)          1.628    70.123    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024    74.147 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.045    75.193    converter_x/GRADOS_INT3_n_105
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124    75.317 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.549    75.865    converter_x/i__carry_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.445 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.445    converter_x/_inferred__1/i__carry_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.559 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.559    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.673 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.673    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.895 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.116    78.011    converter_x/GRADOS_INT3__0[13]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.299    78.310 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.324    78.634    converter_x/i__carry_i_1__0_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    79.229 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    79.229    converter_x/_inferred__2/i__carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.346 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.346    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.463 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.463    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.778 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    80.580    converter_x/GRADOS_INT1[16]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.307    80.887 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    80.887    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.419 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    81.419    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.658 f  converter_x/SEGMENTS_OBUF[6]_inst_i_164/O[2]
                         net (fo=30, routed)          3.701    85.358    converter_x/ANGULO_X_DEG_desplazado[22]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.302    85.660 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2930/O
                         net (fo=1, routed)           0.000    85.660    converter_x/SEGMENTS_OBUF[6]_inst_i_2930_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.210 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1482/CO[3]
                         net (fo=1, routed)           0.000    86.210    converter_x/SEGMENTS_OBUF[6]_inst_i_1482_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  converter_x/SEGMENTS_OBUF[6]_inst_i_753/CO[3]
                         net (fo=1, routed)           0.000    86.324    converter_x/SEGMENTS_OBUF[6]_inst_i_753_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.546 r  converter_x/SEGMENTS_OBUF[6]_inst_i_342/O[0]
                         net (fo=41, routed)          2.904    89.451    converter_x/split_x/centenas6[29]
    SLICE_X54Y100        LUT3 (Prop_lut3_I2_O)        0.325    89.776 r  converter_x/SEGMENTS_OBUF[6]_inst_i_765/O
                         net (fo=46, routed)          2.455    92.231    converter_x/split_x/p_0_in[29]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.328    92.559 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4340/O
                         net (fo=1, routed)           0.000    92.559    split_x/SEGMENTS_OBUF[6]_inst_i_1671[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.092 r  split_x/SEGMENTS_OBUF[6]_inst_i_3119/CO[3]
                         net (fo=1, routed)           0.000    93.092    split_x/SEGMENTS_OBUF[6]_inst_i_3119_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.209 r  split_x/SEGMENTS_OBUF[6]_inst_i_4174/CO[3]
                         net (fo=1, routed)           0.000    93.209    split_x/SEGMENTS_OBUF[6]_inst_i_4174_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.463 f  split_x/SEGMENTS_OBUF[6]_inst_i_2907/CO[0]
                         net (fo=40, routed)          1.942    95.404    converter_x/SEGMENTS_OBUF[6]_inst_i_4206[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.367    95.771 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5325/O
                         net (fo=2, routed)           1.185    96.957    converter_x/SEGMENTS_OBUF[6]_inst_i_277_1[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    97.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5329/O
                         net (fo=1, routed)           0.000    97.081    split_x/SEGMENTS_OBUF[6]_inst_i_4152_5[1]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/CO[3]
                         net (fo=1, routed)           0.000    97.614    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    97.833 r  split_x/SEGMENTS_OBUF[6]_inst_i_2885/O[0]
                         net (fo=3, routed)           0.846    98.678    split_x/SEGMENTS_OBUF[6]_inst_i_2885_n_7
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.295    98.973 r  split_x/SEGMENTS_OBUF[6]_inst_i_4158/O
                         net (fo=2, routed)           0.842    99.816    split_x/SEGMENTS_OBUF[6]_inst_i_4158_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I4_O)        0.152    99.968 r  split_x/SEGMENTS_OBUF[6]_inst_i_2876/O
                         net (fo=2, routed)           1.299   101.267    split_x/SEGMENTS_OBUF[6]_inst_i_2876_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.326   101.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_2880/O
                         net (fo=1, routed)           0.000   101.593    split_x/SEGMENTS_OBUF[6]_inst_i_2880_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.994 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   101.994    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.328 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[1]
                         net (fo=7, routed)           1.367   103.695    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.303   103.998 r  split_x/SEGMENTS_OBUF[6]_inst_i_2925/O
                         net (fo=1, routed)           0.000   103.998    split_x/SEGMENTS_OBUF[6]_inst_i_2925_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   104.638 r  split_x/SEGMENTS_OBUF[6]_inst_i_1477/O[3]
                         net (fo=3, routed)           0.960   105.598    converter_x/SEGMENTS_OBUF[6]_inst_i_1487[3]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.332   105.930 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1491/O
                         net (fo=1, routed)           0.654   106.585    split_x/SEGMENTS_OBUF[6]_inst_i_343_0[0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728   107.313 r  split_x/SEGMENTS_OBUF[6]_inst_i_756/CO[3]
                         net (fo=1, routed)           0.000   107.313    split_x/SEGMENTS_OBUF[6]_inst_i_756_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.427 r  split_x/SEGMENTS_OBUF[6]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000   107.427    split_x/SEGMENTS_OBUF[6]_inst_i_343_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   107.698 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          2.511   110.208    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.373   110.581 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.344   110.925    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   111.505 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   111.505    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.727 f  split_x/SEGMENTS_OBUF[6]_inst_i_1437/O[0]
                         net (fo=2, routed)           0.818   112.545    split_x/unidades4[5]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.299   112.844 r  split_x/SEGMENTS_OBUF[6]_inst_i_5420/O
                         net (fo=1, routed)           0.000   112.844    split_x/SEGMENTS_OBUF[6]_inst_i_5420_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.376 r  split_x/SEGMENTS_OBUF[6]_inst_i_4267/CO[3]
                         net (fo=1, routed)           0.000   113.376    split_x/SEGMENTS_OBUF[6]_inst_i_4267_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.490 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   113.490    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.803 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[3]
                         net (fo=1, routed)           0.811   114.614    split_x/unidades5[16]
    SLICE_X39Y95         LUT5 (Prop_lut5_I3_O)        0.306   114.920 r  split_x/SEGMENTS_OBUF[6]_inst_i_3055/O
                         net (fo=23, routed)          2.337   117.257    split_x/SEGMENTS_OBUF[6]_inst_i_3055_n_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.124   117.381 r  split_x/SEGMENTS_OBUF[6]_inst_i_3019/O
                         net (fo=1, routed)           0.696   118.078    split_x/SEGMENTS_OBUF[6]_inst_i_3019_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   118.585 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   118.585    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.807 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.290   120.097    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.327   120.424 r  split_x/SEGMENTS_OBUF[6]_inst_i_1554/O
                         net (fo=1, routed)           0.476   120.900    split_x/SEGMENTS_OBUF[6]_inst_i_1554_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722   121.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/CO[3]
                         net (fo=1, routed)           0.001   121.622    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   121.945 r  split_x/SEGMENTS_OBUF[6]_inst_i_799/O[1]
                         net (fo=3, routed)           0.615   122.561    split_x/SEGMENTS_OBUF[6]_inst_i_799_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.306   122.867 r  split_x/SEGMENTS_OBUF[6]_inst_i_798/O
                         net (fo=2, routed)           1.184   124.050    split_x/SEGMENTS_OBUF[6]_inst_i_798_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.149   124.199 r  split_x/SEGMENTS_OBUF[6]_inst_i_776/O
                         net (fo=2, routed)           1.112   125.312    split_x/SEGMENTS_OBUF[6]_inst_i_776_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.332   125.644 r  split_x/SEGMENTS_OBUF[6]_inst_i_779/O
                         net (fo=1, routed)           0.000   125.644    split_x/SEGMENTS_OBUF[6]_inst_i_779_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.191 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[2]
                         net (fo=1, routed)           0.815   127.006    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_5
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.302   127.308 r  split_x/SEGMENTS_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.000   127.308    split_x/SEGMENTS_OBUF[6]_inst_i_358_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   127.556 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[2]
                         net (fo=1, routed)           0.936   128.492    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_5
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.302   128.794 r  split_x/SEGMENTS_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000   128.794    split_x/SEGMENTS_OBUF[6]_inst_i_183_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   129.041 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           0.884   129.925    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.325   130.250 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           0.977   131.226    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.328   131.554 r  split_x/SEGMENTS_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000   131.554    fsm_inst/unidades[1]
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   131.792 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000   131.792    fsm_inst/SEGMENTS_OBUF[6]_inst_i_22_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104   131.896 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.645   132.541    RingCount/SEGMENTS_OBUF[4]_inst_i_1_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.316   132.857 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.483   133.340    RingCount/sel0[2]
    SLICE_X28Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.464 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.542   136.006    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   139.557 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000   139.557    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.236ns  (logic 56.104ns (41.795%)  route 78.132ns (58.205%))
  Logic Levels:           175  (CARRY4=124 DSP48E1=1 LUT1=13 LUT2=8 LUT3=9 LUT4=3 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.632     5.235    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[0]/Q
                         net (fo=12, routed)          2.222     7.912    <hidden>
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  <hidden>
                         net (fo=1, routed)           0.000     8.036    <hidden>
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.437 r  <hidden>
                         net (fo=1, routed)           0.000     8.437    <hidden>
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  <hidden>
                         net (fo=1, routed)           0.000     8.551    <hidden>
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  <hidden>
                         net (fo=1, routed)           0.000     8.665    <hidden>
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  <hidden>
                         net (fo=1, routed)           0.000     8.779    <hidden>
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.001 r  <hidden>
                         net (fo=51, routed)          2.098    11.099    <hidden>
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.327    11.426 r  <hidden>
                         net (fo=1, routed)           0.977    12.403    <hidden>
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.332    12.735 r  <hidden>
                         net (fo=1, routed)           0.000    12.735    <hidden>
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.268 r  <hidden>
                         net (fo=1, routed)           0.000    13.268    <hidden>
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  <hidden>
                         net (fo=1, routed)           0.000    13.385    <hidden>
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.700 f  <hidden>
                         net (fo=51, routed)          2.220    15.920    <hidden>
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.335    16.255 r  <hidden>
                         net (fo=1, routed)           0.627    16.882    <hidden>
    SLICE_X29Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    17.664 r  <hidden>
                         net (fo=1, routed)           0.000    17.664    <hidden>
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.778 r  <hidden>
                         net (fo=1, routed)           0.000    17.778    <hidden>
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.892 r  <hidden>
                         net (fo=1, routed)           0.000    17.892    <hidden>
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.006 r  <hidden>
                         net (fo=1, routed)           0.000    18.006    <hidden>
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.319 f  <hidden>
                         net (fo=59, routed)          1.508    19.827    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    20.133 r  <hidden>
                         net (fo=1, routed)           0.476    20.610    <hidden>
    SLICE_X31Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.190 r  <hidden>
                         net (fo=1, routed)           0.000    21.190    <hidden>
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  <hidden>
                         net (fo=1, routed)           0.000    21.304    <hidden>
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  <hidden>
                         net (fo=1, routed)           0.000    21.418    <hidden>
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  <hidden>
                         net (fo=1, routed)           0.000    21.532    <hidden>
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.845 f  <hidden>
                         net (fo=58, routed)          1.524    23.369    <hidden>
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.306    23.675 r  <hidden>
                         net (fo=1, routed)           0.568    24.243    <hidden>
    SLICE_X33Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.823 r  <hidden>
                         net (fo=1, routed)           0.000    24.823    <hidden>
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.937 r  <hidden>
                         net (fo=1, routed)           0.000    24.937    <hidden>
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.051 r  <hidden>
                         net (fo=1, routed)           0.000    25.051    <hidden>
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.165 r  <hidden>
                         net (fo=1, routed)           0.000    25.165    <hidden>
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.478 f  <hidden>
                         net (fo=57, routed)          1.221    26.699    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.306    27.005 r  <hidden>
                         net (fo=1, routed)           0.382    27.388    <hidden>
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.983 r  <hidden>
                         net (fo=1, routed)           0.009    27.992    <hidden>
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.109 r  <hidden>
                         net (fo=1, routed)           0.000    28.109    <hidden>
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  <hidden>
                         net (fo=1, routed)           0.000    28.226    <hidden>
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  <hidden>
                         net (fo=1, routed)           0.000    28.343    <hidden>
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.658 f  <hidden>
                         net (fo=56, routed)          1.469    30.127    <hidden>
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.307    30.434 r  <hidden>
                         net (fo=1, routed)           0.517    30.951    <hidden>
    SLICE_X33Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.531 r  <hidden>
                         net (fo=1, routed)           0.009    31.540    <hidden>
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  <hidden>
                         net (fo=1, routed)           0.000    31.654    <hidden>
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  <hidden>
                         net (fo=1, routed)           0.000    31.768    <hidden>
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  <hidden>
                         net (fo=1, routed)           0.000    31.882    <hidden>
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.195 f  <hidden>
                         net (fo=55, routed)          1.483    33.678    <hidden>
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.306    33.984 r  <hidden>
                         net (fo=1, routed)           0.331    34.315    <hidden>
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.895 r  <hidden>
                         net (fo=1, routed)           0.000    34.895    <hidden>
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.009 r  <hidden>
                         net (fo=1, routed)           0.000    35.009    <hidden>
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.123 r  <hidden>
                         net (fo=1, routed)           0.000    35.123    <hidden>
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.237 r  <hidden>
                         net (fo=1, routed)           0.000    35.237    <hidden>
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.550 f  <hidden>
                         net (fo=54, routed)          1.895    37.444    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.306    37.750 r  <hidden>
                         net (fo=1, routed)           0.344    38.094    <hidden>
    SLICE_X38Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.689 r  <hidden>
                         net (fo=1, routed)           0.000    38.689    <hidden>
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.806 r  <hidden>
                         net (fo=1, routed)           0.000    38.806    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.923 r  <hidden>
                         net (fo=1, routed)           0.000    38.923    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.040 r  <hidden>
                         net (fo=1, routed)           0.000    39.040    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.355 f  <hidden>
                         net (fo=53, routed)          1.268    40.623    <hidden>
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.307    40.930 r  <hidden>
                         net (fo=1, routed)           0.344    41.274    <hidden>
    SLICE_X40Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.854 r  <hidden>
                         net (fo=1, routed)           0.000    41.854    <hidden>
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  <hidden>
                         net (fo=1, routed)           0.000    41.968    <hidden>
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  <hidden>
                         net (fo=1, routed)           0.000    42.082    <hidden>
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  <hidden>
                         net (fo=1, routed)           0.000    42.196    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.509 r  <hidden>
                         net (fo=52, routed)          1.550    44.058    <hidden>
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.306    44.364 r  <hidden>
                         net (fo=1, routed)           0.000    44.364    <hidden>
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.897 r  <hidden>
                         net (fo=1, routed)           0.000    44.897    <hidden>
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.014 r  <hidden>
                         net (fo=1, routed)           0.000    45.014    <hidden>
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  <hidden>
                         net (fo=1, routed)           0.000    45.131    <hidden>
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  <hidden>
                         net (fo=1, routed)           0.000    45.248    <hidden>
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.563 r  <hidden>
                         net (fo=51, routed)          1.445    47.008    <hidden>
    SLICE_X43Y78         LUT3 (Prop_lut3_I1_O)        0.307    47.315 r  <hidden>
                         net (fo=1, routed)           0.000    47.315    <hidden>
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.847 r  <hidden>
                         net (fo=1, routed)           0.000    47.847    <hidden>
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  <hidden>
                         net (fo=1, routed)           0.000    47.961    <hidden>
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  <hidden>
                         net (fo=1, routed)           0.000    48.075    <hidden>
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  <hidden>
                         net (fo=1, routed)           0.000    48.189    <hidden>
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.502 f  <hidden>
                         net (fo=50, routed)          1.357    49.860    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    50.166 r  <hidden>
                         net (fo=1, routed)           0.348    50.514    <hidden>
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.094 r  <hidden>
                         net (fo=1, routed)           0.000    51.094    <hidden>
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.208 r  <hidden>
                         net (fo=1, routed)           0.000    51.208    <hidden>
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.322 r  <hidden>
                         net (fo=1, routed)           0.000    51.322    <hidden>
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.436 r  <hidden>
                         net (fo=1, routed)           0.000    51.436    <hidden>
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.749 f  <hidden>
                         net (fo=49, routed)          1.374    53.123    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    53.429 r  <hidden>
                         net (fo=1, routed)           0.323    53.752    <hidden>
    SLICE_X47Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.332 r  <hidden>
                         net (fo=1, routed)           0.000    54.332    <hidden>
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  <hidden>
                         net (fo=1, routed)           0.000    54.446    <hidden>
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  <hidden>
                         net (fo=1, routed)           0.000    54.560    <hidden>
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.674 r  <hidden>
                         net (fo=1, routed)           0.000    54.674    <hidden>
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.987 f  <hidden>
                         net (fo=41, routed)          1.539    56.526    <hidden>
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.306    56.832 r  <hidden>
                         net (fo=1, routed)           0.404    57.236    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.816 r  <hidden>
                         net (fo=1, routed)           0.000    57.816    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  <hidden>
                         net (fo=1, routed)           0.000    57.930    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  <hidden>
                         net (fo=1, routed)           0.000    58.044    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  <hidden>
                         net (fo=1, routed)           0.000    58.158    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.471 r  <hidden>
                         net (fo=21, routed)          1.931    60.402    <hidden>
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    60.708 r  <hidden>
                         net (fo=1, routed)           0.000    60.708    <hidden>
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.258 r  <hidden>
                         net (fo=1, routed)           0.000    61.258    <hidden>
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.372 r  <hidden>
                         net (fo=1, routed)           0.000    61.372    <hidden>
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.486 r  <hidden>
                         net (fo=1, routed)           0.009    61.495    <hidden>
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.609 r  <hidden>
                         net (fo=1, routed)           0.000    61.609    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.922 r  <hidden>
                         net (fo=2, routed)           0.743    62.665    <hidden>
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.332    62.997 r  <hidden>
                         net (fo=21, routed)          1.430    64.427    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.326    64.753 r  <hidden>
                         net (fo=1, routed)           0.000    64.753    <hidden>
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.154 r  <hidden>
                         net (fo=1, routed)           0.000    65.154    <hidden>
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  <hidden>
                         net (fo=1, routed)           0.009    65.277    <hidden>
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.391 r  <hidden>
                         net (fo=1, routed)           0.000    65.391    <hidden>
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.505 r  <hidden>
                         net (fo=1, routed)           0.000    65.505    <hidden>
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.818 r  <hidden>
                         net (fo=2, routed)           0.771    66.589    <hidden>
    SLICE_X51Y74         LUT2 (Prop_lut2_I1_O)        0.306    66.895 r  <hidden>
                         net (fo=1, routed)           0.330    67.225    <hidden>
    SLICE_X50Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    67.820 r  <hidden>
                         net (fo=1, routed)           0.000    67.820    <hidden>
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  <hidden>
                         net (fo=1, routed)           0.009    67.946    <hidden>
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.063 r  <hidden>
                         net (fo=1, routed)           0.000    68.063    <hidden>
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.180 r  <hidden>
                         net (fo=1, routed)           0.000    68.180    <hidden>
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    68.495 r  <hidden>
                         net (fo=49, routed)          1.628    70.123    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024    74.147 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           1.045    75.193    converter_x/GRADOS_INT3_n_105
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.124    75.317 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.549    75.865    converter_x/i__carry_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.445 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.445    converter_x/_inferred__1/i__carry_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.559 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.559    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.673 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.673    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.895 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           1.116    78.011    converter_x/GRADOS_INT3__0[13]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.299    78.310 r  converter_x/i__carry_i_1__0/O
                         net (fo=1, routed)           0.324    78.634    converter_x/i__carry_i_1__0_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    79.229 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    79.229    converter_x/_inferred__2/i__carry_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.346 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.346    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.463 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.463    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.778 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    80.580    converter_x/GRADOS_INT1[16]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.307    80.887 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    80.887    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.419 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    81.419    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.658 f  converter_x/SEGMENTS_OBUF[6]_inst_i_164/O[2]
                         net (fo=30, routed)          3.701    85.358    converter_x/ANGULO_X_DEG_desplazado[22]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.302    85.660 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2930/O
                         net (fo=1, routed)           0.000    85.660    converter_x/SEGMENTS_OBUF[6]_inst_i_2930_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.210 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1482/CO[3]
                         net (fo=1, routed)           0.000    86.210    converter_x/SEGMENTS_OBUF[6]_inst_i_1482_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  converter_x/SEGMENTS_OBUF[6]_inst_i_753/CO[3]
                         net (fo=1, routed)           0.000    86.324    converter_x/SEGMENTS_OBUF[6]_inst_i_753_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.546 r  converter_x/SEGMENTS_OBUF[6]_inst_i_342/O[0]
                         net (fo=41, routed)          2.904    89.451    converter_x/split_x/centenas6[29]
    SLICE_X54Y100        LUT3 (Prop_lut3_I2_O)        0.325    89.776 r  converter_x/SEGMENTS_OBUF[6]_inst_i_765/O
                         net (fo=46, routed)          2.455    92.231    converter_x/split_x/p_0_in[29]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.328    92.559 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4340/O
                         net (fo=1, routed)           0.000    92.559    split_x/SEGMENTS_OBUF[6]_inst_i_1671[1]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.092 r  split_x/SEGMENTS_OBUF[6]_inst_i_3119/CO[3]
                         net (fo=1, routed)           0.000    93.092    split_x/SEGMENTS_OBUF[6]_inst_i_3119_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.209 r  split_x/SEGMENTS_OBUF[6]_inst_i_4174/CO[3]
                         net (fo=1, routed)           0.000    93.209    split_x/SEGMENTS_OBUF[6]_inst_i_4174_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.463 f  split_x/SEGMENTS_OBUF[6]_inst_i_2907/CO[0]
                         net (fo=40, routed)          1.942    95.404    converter_x/SEGMENTS_OBUF[6]_inst_i_4206[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.367    95.771 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5325/O
                         net (fo=2, routed)           1.185    96.957    converter_x/SEGMENTS_OBUF[6]_inst_i_277_1[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    97.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5329/O
                         net (fo=1, routed)           0.000    97.081    split_x/SEGMENTS_OBUF[6]_inst_i_4152_5[1]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/CO[3]
                         net (fo=1, routed)           0.000    97.614    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    97.833 r  split_x/SEGMENTS_OBUF[6]_inst_i_2885/O[0]
                         net (fo=3, routed)           0.846    98.678    split_x/SEGMENTS_OBUF[6]_inst_i_2885_n_7
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.295    98.973 r  split_x/SEGMENTS_OBUF[6]_inst_i_4158/O
                         net (fo=2, routed)           0.842    99.816    split_x/SEGMENTS_OBUF[6]_inst_i_4158_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I4_O)        0.152    99.968 r  split_x/SEGMENTS_OBUF[6]_inst_i_2876/O
                         net (fo=2, routed)           1.299   101.267    split_x/SEGMENTS_OBUF[6]_inst_i_2876_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.326   101.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_2880/O
                         net (fo=1, routed)           0.000   101.593    split_x/SEGMENTS_OBUF[6]_inst_i_2880_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.994 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   101.994    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.328 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[1]
                         net (fo=7, routed)           1.367   103.695    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.303   103.998 r  split_x/SEGMENTS_OBUF[6]_inst_i_2925/O
                         net (fo=1, routed)           0.000   103.998    split_x/SEGMENTS_OBUF[6]_inst_i_2925_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   104.638 r  split_x/SEGMENTS_OBUF[6]_inst_i_1477/O[3]
                         net (fo=3, routed)           0.960   105.598    converter_x/SEGMENTS_OBUF[6]_inst_i_1487[3]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.332   105.930 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1491/O
                         net (fo=1, routed)           0.654   106.585    split_x/SEGMENTS_OBUF[6]_inst_i_343_0[0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728   107.313 r  split_x/SEGMENTS_OBUF[6]_inst_i_756/CO[3]
                         net (fo=1, routed)           0.000   107.313    split_x/SEGMENTS_OBUF[6]_inst_i_756_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.427 r  split_x/SEGMENTS_OBUF[6]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000   107.427    split_x/SEGMENTS_OBUF[6]_inst_i_343_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   107.698 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          2.511   110.208    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.373   110.581 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.344   110.925    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   111.505 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   111.505    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.727 f  split_x/SEGMENTS_OBUF[6]_inst_i_1437/O[0]
                         net (fo=2, routed)           0.818   112.545    split_x/unidades4[5]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.299   112.844 r  split_x/SEGMENTS_OBUF[6]_inst_i_5420/O
                         net (fo=1, routed)           0.000   112.844    split_x/SEGMENTS_OBUF[6]_inst_i_5420_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.376 r  split_x/SEGMENTS_OBUF[6]_inst_i_4267/CO[3]
                         net (fo=1, routed)           0.000   113.376    split_x/SEGMENTS_OBUF[6]_inst_i_4267_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.490 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   113.490    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.803 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[3]
                         net (fo=1, routed)           0.811   114.614    split_x/unidades5[16]
    SLICE_X39Y95         LUT5 (Prop_lut5_I3_O)        0.306   114.920 r  split_x/SEGMENTS_OBUF[6]_inst_i_3055/O
                         net (fo=23, routed)          2.337   117.257    split_x/SEGMENTS_OBUF[6]_inst_i_3055_n_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.124   117.381 r  split_x/SEGMENTS_OBUF[6]_inst_i_3019/O
                         net (fo=1, routed)           0.696   118.078    split_x/SEGMENTS_OBUF[6]_inst_i_3019_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   118.585 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   118.585    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.807 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.290   120.097    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.327   120.424 r  split_x/SEGMENTS_OBUF[6]_inst_i_1554/O
                         net (fo=1, routed)           0.476   120.900    split_x/SEGMENTS_OBUF[6]_inst_i_1554_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722   121.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/CO[3]
                         net (fo=1, routed)           0.001   121.622    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   121.945 r  split_x/SEGMENTS_OBUF[6]_inst_i_799/O[1]
                         net (fo=3, routed)           0.615   122.561    split_x/SEGMENTS_OBUF[6]_inst_i_799_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I1_O)        0.306   122.867 r  split_x/SEGMENTS_OBUF[6]_inst_i_798/O
                         net (fo=2, routed)           1.184   124.050    split_x/SEGMENTS_OBUF[6]_inst_i_798_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.149   124.199 r  split_x/SEGMENTS_OBUF[6]_inst_i_776/O
                         net (fo=2, routed)           1.112   125.312    split_x/SEGMENTS_OBUF[6]_inst_i_776_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.332   125.644 r  split_x/SEGMENTS_OBUF[6]_inst_i_779/O
                         net (fo=1, routed)           0.000   125.644    split_x/SEGMENTS_OBUF[6]_inst_i_779_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.191 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[2]
                         net (fo=1, routed)           0.815   127.006    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_5
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.302   127.308 r  split_x/SEGMENTS_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.000   127.308    split_x/SEGMENTS_OBUF[6]_inst_i_358_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   127.556 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[2]
                         net (fo=1, routed)           0.936   128.492    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_5
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.302   128.794 r  split_x/SEGMENTS_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000   128.794    split_x/SEGMENTS_OBUF[6]_inst_i_183_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   129.041 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           0.884   129.925    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.325   130.250 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           0.977   131.226    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.328   131.554 r  split_x/SEGMENTS_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000   131.554    fsm_inst/unidades[1]
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   131.792 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000   131.792    fsm_inst/SEGMENTS_OBUF[6]_inst_i_22_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104   131.896 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.645   132.541    RingCount/SEGMENTS_OBUF[4]_inst_i_1_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I0_O)        0.316   132.857 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.700   133.557    RingCount/sel0[2]
    SLICE_X28Y103        LUT6 (Prop_lut6_I5_O)        0.124   133.681 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296   135.977    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493   139.470 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000   139.470    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 4.118ns (43.873%)  route 5.268ns (56.127%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.635     5.238    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X28Y84         FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.235     7.928    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124     8.052 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.034    11.086    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    14.624 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    14.624    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 4.344ns (50.065%)  route 4.333ns (49.935%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.711     5.314    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/Q
                         net (fo=15, routed)          1.009     6.778    Accelerometer/ADXL_Control/SPI_Interface/StC[0]
    SLICE_X4Y78          LUT3 (Prop_lut3_I1_O)        0.152     6.930 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.324    10.254    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.736    13.990 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.990    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.240ns  (logic 4.136ns (50.194%)  route 4.104ns (49.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.708     5.311    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           4.104     9.834    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.717    13.551 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    13.551    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.425ns (54.559%)  route 1.187ns (45.441%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.594     1.513    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/Q
                         net (fo=15, routed)          0.285     1.940    Accelerometer/ADXL_Control/SPI_Interface/StC[0]
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.985 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.902     2.886    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     4.125 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     4.125    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.527ns (55.713%)  route 1.214ns (44.287%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.593     1.512    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/Q
                         net (fo=8, routed)           0.192     1.832    Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.103     1.935 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.022     2.957    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.296     4.253 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.253    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.425ns (50.367%)  route 1.404ns (49.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.594     1.513    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           1.404     3.046    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.297     4.343 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.343    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.470ns (51.158%)  route 1.404ns (48.842%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.323     1.947    fsm_inst/STATE[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.992 f  fsm_inst/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.058     2.050    RingCount/SEGMENTS_OBUF[4]_inst_i_1_6
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.095 f  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.390     2.485    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.530 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.633     3.163    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.357 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.357    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.543ns (51.992%)  route 1.425ns (48.008%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.455     2.079    RingCount/STATE[0]
    SLICE_X28Y101        LUT5 (Prop_lut5_I3_O)        0.044     2.123 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.227     2.350    RingCount/SEGMENTS_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y103        LUT6 (Prop_lut6_I2_O)        0.107     2.457 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.743     3.200    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.451 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.451    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.514ns (50.664%)  route 1.474ns (49.336%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.323     1.947    fsm_inst/STATE[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.992 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.058     2.050    RingCount/SEGMENTS_OBUF[4]_inst_i_1_6
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.188     2.283    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.045     2.328 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.906     3.234    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.472 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.472    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.510ns (45.510%)  route 1.808ns (54.490%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.323     1.947    fsm_inst/STATE[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.992 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.058     2.050    RingCount/SEGMENTS_OBUF[4]_inst_i_1_6
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.317     2.412    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I3_O)        0.045     2.457 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.111     3.568    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.802 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.802    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.537ns (45.214%)  route 1.863ns (54.786%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.323     1.947    fsm_inst/STATE[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.992 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.058     2.050    RingCount/SEGMENTS_OBUF[4]_inst_i_1_6
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.189     2.284    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I2_O)        0.045     2.329 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.622    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.883 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.883    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.749ns  (logic 1.553ns (41.432%)  route 2.196ns (58.568%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.323     1.947    fsm_inst/STATE[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.992 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.058     2.050    RingCount/SEGMENTS_OBUF[4]_inst_i_1_6
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.314     2.409    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.045     2.454 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.501     3.955    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.233 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.233    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.839ns  (logic 1.532ns (39.913%)  route 2.306ns (60.087%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.323     1.947    fsm_inst/STATE[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.992 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.058     2.050    RingCount/SEGMENTS_OBUF[4]_inst_i_1_6
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.387     2.482    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.527 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.539     4.066    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     5.322 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.322    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.631ns (25.958%)  route 4.652ns (74.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.332     6.283    FrecDiv/RESET0_out
    SLICE_X30Y81         FDCE                                         f  FrecDiv/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.510     4.933    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y81         FDCE                                         r  FrecDiv/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.631ns (25.958%)  route 4.652ns (74.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.332     6.283    FrecDiv/RESET0_out
    SLICE_X30Y81         FDCE                                         f  FrecDiv/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.510     4.933    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y81         FDCE                                         r  FrecDiv/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.631ns (25.958%)  route 4.652ns (74.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.332     6.283    FrecDiv/RESET0_out
    SLICE_X30Y81         FDCE                                         f  FrecDiv/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.510     4.933    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y81         FDCE                                         r  FrecDiv/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.631ns (26.521%)  route 4.519ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.198     6.150    FrecDiv/RESET0_out
    SLICE_X31Y82         FDCE                                         f  FrecDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.935    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  FrecDiv/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.631ns (26.521%)  route 4.519ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.198     6.150    FrecDiv/RESET0_out
    SLICE_X30Y82         FDCE                                         f  FrecDiv/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.935    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  FrecDiv/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.631ns (26.521%)  route 4.519ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.198     6.150    FrecDiv/RESET0_out
    SLICE_X30Y82         FDCE                                         f  FrecDiv/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.935    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  FrecDiv/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.631ns (26.521%)  route 4.519ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.198     6.150    FrecDiv/RESET0_out
    SLICE_X30Y82         FDCE                                         f  FrecDiv/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.935    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  FrecDiv/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.631ns (26.521%)  route 4.519ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.198     6.150    FrecDiv/RESET0_out
    SLICE_X30Y82         FDCE                                         f  FrecDiv/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.935    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y82         FDCE                                         r  FrecDiv/counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/clk_temp_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.707%)  route 4.476ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.156     6.107    FrecDiv/RESET0_out
    SLICE_X30Y83         FDCE                                         f  FrecDiv/clk_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.513     4.936    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  FrecDiv/clk_temp_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.707%)  route 4.476ns (73.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.827    FrecDiv/RESET_IBUF
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.951 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.156     6.107    FrecDiv/RESET0_out
    SLICE_X30Y83         FDCE                                         f  FrecDiv/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.513     4.936    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  FrecDiv/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fsm_inst/current_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.275ns (18.970%)  route 1.173ns (81.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.173     1.447    fsm_inst/RESET_IBUF
    SLICE_X31Y108        FDCE                                         f  fsm_inst/current_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm_inst/current_state_reg/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounced_button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.289ns (19.773%)  route 1.174ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT3 (Prop_lut3_I2_O)        0.045     1.464 r  fsm_inst/debounced_button_i_1/O
                         net (fo=1, routed)           0.000     1.464    fsm_inst/debounced_button_i_1_n_0
    SLICE_X30Y108        FDRE                                         r  fsm_inst/debounced_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm_inst/debounced_button_reg/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.247ns (16.772%)  route 1.228ns (83.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.476    Accelerometer/ADXL_Control/SPI_Interface/D[0]
    SLICE_X4Y80          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.864     2.029    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounce_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.289ns (17.837%)  route 1.333ns (82.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  fsm_inst/debounce_counter[0]_i_1/O
                         net (fo=32, routed)          0.159     1.623    fsm_inst/debounce_counter[0]_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[16]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounce_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.289ns (17.837%)  route 1.333ns (82.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  fsm_inst/debounce_counter[0]_i_1/O
                         net (fo=32, routed)          0.159     1.623    fsm_inst/debounce_counter[0]_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[17]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounce_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.289ns (17.837%)  route 1.333ns (82.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  fsm_inst/debounce_counter[0]_i_1/O
                         net (fo=32, routed)          0.159     1.623    fsm_inst/debounce_counter[0]_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[18]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounce_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.289ns (17.837%)  route 1.333ns (82.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  fsm_inst/debounce_counter[0]_i_1/O
                         net (fo=32, routed)          0.159     1.623    fsm_inst/debounce_counter[0]_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y108        FDRE                                         r  fsm_inst/debounce_counter_reg[19]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounce_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.289ns (17.258%)  route 1.388ns (82.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  fsm_inst/debounce_counter[0]_i_1/O
                         net (fo=32, routed)          0.213     1.677    fsm_inst/debounce_counter[0]_i_1_n_0
    SLICE_X28Y107        FDRE                                         r  fsm_inst/debounce_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y107        FDRE                                         r  fsm_inst/debounce_counter_reg[12]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounce_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.289ns (17.258%)  route 1.388ns (82.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  fsm_inst/debounce_counter[0]_i_1/O
                         net (fo=32, routed)          0.213     1.677    fsm_inst/debounce_counter[0]_i_1_n_0
    SLICE_X28Y107        FDRE                                         r  fsm_inst/debounce_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y107        FDRE                                         r  fsm_inst/debounce_counter_reg[13]/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/debounce_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.289ns (17.258%)  route 1.388ns (82.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF_inst/O
                         net (fo=2, routed)           1.174     1.419    fsm_inst/BTN_IBUF
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  fsm_inst/debounce_counter[0]_i_1/O
                         net (fo=32, routed)          0.213     1.677    fsm_inst/debounce_counter[0]_i_1_n_0
    SLICE_X28Y107        FDRE                                         r  fsm_inst/debounce_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y107        FDRE                                         r  fsm_inst/debounce_counter_reg[14]/C





