static T_1\r\nF_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nT_1 V_8 = F_2 ( V_5 , V_3 ) ;\r\nif ( ! ( V_8 & 0x00000100 ) )\r\nreturn F_3 ( & V_2 -> V_6 , V_9 ) ;\r\nreturn F_3 ( & V_2 -> V_6 , V_10 ) ;\r\n}\r\nstatic T_1\r\nF_4 ( struct V_1 * V_2 , T_1 V_11 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nT_1 V_12 = F_2 ( V_5 , V_11 + 0x00 ) ;\r\nT_1 V_13 = F_2 ( V_5 , V_11 + 0x04 ) ;\r\nT_1 V_14 = ( V_13 & 0x003f0000 ) >> 16 ;\r\nT_1 V_15 = ( V_13 & 0x0000ff00 ) >> 8 ;\r\nT_1 V_16 = ( V_13 & 0x000000ff ) >> 0 ;\r\nT_1 V_17 ;\r\nif ( ! ( V_12 & 0x00000001 ) )\r\nreturn 0 ;\r\nswitch ( V_11 ) {\r\ncase 0x00e800 :\r\ncase 0x00e820 :\r\nV_17 = V_5 -> V_18 ;\r\nV_14 = 1 ;\r\nbreak;\r\ncase 0x132000 :\r\nV_17 = F_3 ( & V_2 -> V_6 , V_19 ) ;\r\nbreak;\r\ncase 0x132020 :\r\nV_17 = F_3 ( & V_2 -> V_6 , V_20 ) ;\r\nbreak;\r\ncase 0x137000 :\r\ncase 0x137020 :\r\ncase 0x137040 :\r\ncase 0x1370e0 :\r\nV_17 = F_5 ( V_2 , ( V_11 & 0xff ) / 0x20 , 0x137120 , 0x137140 ) ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nreturn V_17 * V_15 / V_16 / V_14 ;\r\n}\r\nstatic T_1\r\nF_5 ( struct V_1 * V_2 , int V_21 , T_1 V_3 , T_1 V_22 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nT_1 V_8 = F_2 ( V_5 , V_3 + ( V_21 * 4 ) ) ;\r\nT_1 V_17 , V_23 , V_24 = 2 ;\r\nswitch ( V_8 & 0x00000003 ) {\r\ncase 0 :\r\nif ( ( V_8 & 0x00030000 ) != 0x00030000 )\r\nreturn V_5 -> V_18 ;\r\nreturn 108000 ;\r\ncase 2 :\r\nreturn 100000 ;\r\ncase 3 :\r\nV_17 = F_1 ( V_2 , V_3 + ( V_21 * 4 ) ) ;\r\nif ( V_21 <= 2 ) {\r\nV_23 = F_2 ( V_5 , V_22 + ( V_21 * 4 ) ) ;\r\nif ( V_23 & 0x80000000 ) {\r\nif ( V_8 & 0x100 )\r\nV_23 >>= 8 ;\r\nV_24 = ( V_23 & 0x3f ) + 2 ;\r\n}\r\n}\r\nreturn ( V_17 * 2 ) / V_24 ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic T_1\r\nF_6 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nT_1 V_23 = F_2 ( V_5 , 0x137250 + ( V_25 * 4 ) ) ;\r\nT_1 V_26 = F_2 ( V_5 , 0x137100 ) ;\r\nT_1 V_17 , V_24 ;\r\nif ( V_26 & ( 1 << V_25 ) ) {\r\nif ( V_25 < 7 )\r\nV_17 = F_4 ( V_2 , 0x137000 + ( V_25 * 0x20 ) ) ;\r\nelse\r\nV_17 = F_4 ( V_2 , 0x1370e0 ) ;\r\nV_24 = ( ( V_23 & 0x00003f00 ) >> 8 ) + 2 ;\r\n} else {\r\nV_17 = F_5 ( V_2 , V_25 , 0x137160 , 0x1371d0 ) ;\r\nV_24 = ( ( V_23 & 0x0000003f ) >> 0 ) + 2 ;\r\n}\r\nif ( V_23 & 0x80000000 )\r\nreturn ( V_17 * 2 ) / V_24 ;\r\nreturn V_17 ;\r\n}\r\nstatic int\r\nF_7 ( struct V_27 * V_6 , enum V_28 V_29 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_6 ) ;\r\nstruct V_30 * V_7 = & V_2 -> V_6 . V_7 ;\r\nstruct V_4 * V_5 = V_7 -> V_5 ;\r\nswitch ( V_29 ) {\r\ncase V_31 :\r\nreturn V_5 -> V_18 ;\r\ncase V_32 :\r\nreturn 100000 ;\r\ncase V_9 :\r\nreturn F_4 ( V_2 , 0x00e800 ) ;\r\ncase V_10 :\r\nreturn F_4 ( V_2 , 0x00e820 ) ;\r\ncase V_20 :\r\nreturn F_5 ( V_2 , 0 , 0x137320 , 0x137330 ) ;\r\ncase V_19 :\r\nreturn F_4 ( V_2 , 0x132020 ) ;\r\ncase V_33 :\r\nreturn F_4 ( V_2 , 0x132000 ) ;\r\ncase V_34 :\r\nreturn F_5 ( V_2 , 0 , 0x137300 , 0x137310 ) ;\r\ncase V_35 :\r\nif ( F_2 ( V_5 , 0x1373f0 ) & 0x00000002 )\r\nreturn F_3 ( & V_2 -> V_6 , V_33 ) ;\r\nreturn F_3 ( & V_2 -> V_6 , V_34 ) ;\r\ncase V_36 :\r\nreturn F_6 ( V_2 , 0x00 ) ;\r\ncase V_37 :\r\nreturn F_6 ( V_2 , 0x01 ) ;\r\ncase V_38 :\r\nreturn F_6 ( V_2 , 0x02 ) ;\r\ncase V_39 :\r\nreturn F_6 ( V_2 , 0x07 ) ;\r\ncase V_40 :\r\nreturn F_6 ( V_2 , 0x08 ) ;\r\ncase V_41 :\r\nreturn F_6 ( V_2 , 0x09 ) ;\r\ncase V_42 :\r\nreturn F_6 ( V_2 , 0x0c ) ;\r\ncase V_43 :\r\nreturn F_6 ( V_2 , 0x0e ) ;\r\ndefault:\r\nF_8 ( V_7 , L_1 , V_29 ) ;\r\nreturn - V_44 ;\r\n}\r\n}\r\nstatic T_1\r\nF_9 ( struct V_1 * V_2 , int V_25 , T_1 V_45 , T_1 V_46 , T_1 * V_47 )\r\n{\r\nT_1 div = F_10 ( ( V_45 * 2 ) / V_46 , ( T_1 ) 65 ) ;\r\nif ( div < 2 )\r\ndiv = 2 ;\r\n* V_47 = div - 2 ;\r\nreturn ( V_45 * 2 ) / div ;\r\n}\r\nstatic T_1\r\nF_11 ( struct V_1 * V_2 , int V_25 , T_1 V_46 , T_1 * V_3 , T_1 * V_47 )\r\n{\r\nT_1 V_17 ;\r\n* V_47 = 0x00000000 ;\r\nswitch ( V_46 ) {\r\ncase 27000 :\r\ncase 108000 :\r\n* V_3 = 0x00000000 ;\r\nif ( V_46 == 108000 )\r\n* V_3 |= 0x00030000 ;\r\nreturn V_46 ;\r\ncase 100000 :\r\n* V_3 = 0x00000002 ;\r\nreturn V_46 ;\r\ndefault:\r\n* V_3 = 0x00000003 ;\r\nbreak;\r\n}\r\nV_17 = F_1 ( V_2 , 0x137160 + ( V_25 * 4 ) ) ;\r\nif ( V_25 < 7 )\r\nV_17 = F_9 ( V_2 , V_25 , V_17 , V_46 , V_47 ) ;\r\nreturn V_17 ;\r\n}\r\nstatic T_1\r\nF_12 ( struct V_1 * V_2 , int V_25 , T_1 V_46 , T_1 * V_13 )\r\n{\r\nstruct V_30 * V_7 = & V_2 -> V_6 . V_7 ;\r\nstruct V_48 * V_49 = V_7 -> V_5 -> V_49 ;\r\nstruct V_50 V_51 ;\r\nint V_15 , V_16 , V_14 , V_52 ;\r\nV_52 = F_13 ( V_49 , 0x137000 + ( V_25 * 0x20 ) , & V_51 ) ;\r\nif ( V_52 )\r\nreturn 0 ;\r\nV_51 . V_53 = F_5 ( V_2 , V_25 , 0x137120 , 0x137140 ) ;\r\nif ( ! V_51 . V_53 )\r\nreturn 0 ;\r\nV_52 = F_14 ( V_7 , & V_51 , V_46 , & V_15 , NULL , & V_16 , & V_14 ) ;\r\nif ( V_52 <= 0 )\r\nreturn 0 ;\r\n* V_13 = ( V_14 << 16 ) | ( V_15 << 8 ) | V_16 ;\r\nreturn V_52 ;\r\n}\r\nstatic int\r\nF_15 ( struct V_1 * V_2 , struct V_54 * V_55 , int V_25 , int V_56 )\r\n{\r\nstruct V_57 * V_58 = & V_2 -> V_59 [ V_25 ] ;\r\nT_1 V_46 = V_55 -> V_60 [ V_56 ] ;\r\nT_1 V_61 , V_62 , V_63 , V_64 = 0 ;\r\nT_1 V_65 , V_66 = 0 ;\r\nif ( ! V_46 )\r\nreturn 0 ;\r\nV_65 = F_11 ( V_2 , V_25 , V_46 , & V_61 , & V_62 ) ;\r\nV_65 = F_9 ( V_2 , V_25 , V_65 , V_46 , & V_63 ) ;\r\nif ( V_65 != V_46 && ( 0x00004387 & ( 1 << V_25 ) ) ) {\r\nif ( V_25 <= 7 )\r\nV_66 = F_12 ( V_2 , V_25 , V_46 , & V_58 -> V_13 ) ;\r\nelse\r\nV_66 = V_55 -> V_60 [ V_39 ] ;\r\nV_66 = F_9 ( V_2 , V_25 , V_66 , V_46 , & V_64 ) ;\r\n}\r\nif ( abs ( ( int ) V_46 - V_65 ) <= abs ( ( int ) V_46 - V_66 ) ) {\r\nV_58 -> V_3 = V_61 ;\r\nif ( V_62 ) {\r\nV_58 -> V_47 |= 0x80000000 ;\r\nV_58 -> V_47 |= V_62 << 8 ;\r\nV_58 -> V_47 |= V_62 ;\r\n}\r\nif ( V_63 ) {\r\nV_58 -> V_67 |= 0x80000000 ;\r\nV_58 -> V_67 |= V_63 ;\r\n}\r\nV_58 -> V_26 = V_58 -> V_13 = 0 ;\r\nV_58 -> V_46 = V_65 ;\r\n} else {\r\nif ( V_64 ) {\r\nV_58 -> V_67 |= 0x80000000 ;\r\nV_58 -> V_67 |= V_64 << 8 ;\r\n}\r\nV_58 -> V_26 = ( 1 << V_25 ) ;\r\nV_58 -> V_46 = V_66 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_16 ( struct V_27 * V_6 , struct V_54 * V_55 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_6 ) ;\r\nint V_52 ;\r\nif ( ( V_52 = F_15 ( V_2 , V_55 , 0x00 , V_36 ) ) ||\r\n( V_52 = F_15 ( V_2 , V_55 , 0x01 , V_37 ) ) ||\r\n( V_52 = F_15 ( V_2 , V_55 , 0x02 , V_38 ) ) ||\r\n( V_52 = F_15 ( V_2 , V_55 , 0x07 , V_39 ) ) ||\r\n( V_52 = F_15 ( V_2 , V_55 , 0x08 , V_40 ) ) ||\r\n( V_52 = F_15 ( V_2 , V_55 , 0x09 , V_41 ) ) ||\r\n( V_52 = F_15 ( V_2 , V_55 , 0x0c , V_42 ) ) ||\r\n( V_52 = F_15 ( V_2 , V_55 , 0x0e , V_43 ) ) )\r\nreturn V_52 ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_17 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nstruct V_57 * V_58 = & V_2 -> V_59 [ V_25 ] ;\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nif ( V_25 < 7 && ! V_58 -> V_26 ) {\r\nF_18 ( V_5 , 0x1371d0 + ( V_25 * 0x04 ) , 0x80003f3f , V_58 -> V_47 ) ;\r\nF_19 ( V_5 , 0x137160 + ( V_25 * 0x04 ) , V_58 -> V_3 ) ;\r\n}\r\n}\r\nstatic void\r\nF_20 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nF_18 ( V_5 , 0x137100 , ( 1 << V_25 ) , 0x00000000 ) ;\r\nF_21 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x137100) & (1 << idx)))\r\nbreak;\r\n) ;\r\n}\r\nstatic void\r\nF_22 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nstruct V_57 * V_58 = & V_2 -> V_59 [ V_25 ] ;\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nconst T_1 V_68 = 0x137000 + ( V_25 * 0x20 ) ;\r\nif ( V_25 <= 7 ) {\r\nF_18 ( V_5 , V_68 + 0x00 , 0x00000004 , 0x00000000 ) ;\r\nF_18 ( V_5 , V_68 + 0x00 , 0x00000001 , 0x00000000 ) ;\r\nif ( V_58 -> V_13 ) {\r\nF_19 ( V_5 , V_68 + 0x04 , V_58 -> V_13 ) ;\r\nF_18 ( V_5 , V_68 + 0x00 , 0x00000001 , 0x00000001 ) ;\r\nF_18 ( V_5 , V_68 + 0x00 , 0x00000010 , 0x00000000 ) ;\r\nF_21 (device, 2000 ,\r\nif (nvkm_rd32(device, addr + 0x00) & 0x00020000)\r\nbreak;\r\n) ;\r\nF_18 ( V_5 , V_68 + 0x00 , 0x00000010 , 0x00000010 ) ;\r\nF_18 ( V_5 , V_68 + 0x00 , 0x00000004 , 0x00000004 ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_23 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nstruct V_57 * V_58 = & V_2 -> V_59 [ V_25 ] ;\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nif ( V_58 -> V_26 ) {\r\nF_18 ( V_5 , 0x137100 , ( 1 << V_25 ) , V_58 -> V_26 ) ;\r\nF_21 (device, 2000 ,\r\nu32 tmp = nvkm_rd32(device, 0x137100) & (1 << idx);\r\nif (tmp == info->ssel)\r\nbreak;\r\n) ;\r\n}\r\n}\r\nstatic void\r\nF_24 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nstruct V_57 * V_58 = & V_2 -> V_59 [ V_25 ] ;\r\nstruct V_4 * V_5 = V_2 -> V_6 . V_7 . V_5 ;\r\nF_18 ( V_5 , 0x137250 + ( V_25 * 0x04 ) , 0x00003f3f , V_58 -> V_67 ) ;\r\n}\r\nstatic int\r\nF_25 ( struct V_27 * V_6 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_6 ) ;\r\nstruct {\r\nvoid (* F_26)( struct V_1 * , int );\r\n} V_69 [] = {\r\n{ F_17 } ,\r\n{ F_20 } ,\r\n{ F_22 } ,\r\n{ F_23 } ,\r\n{ F_24 } ,\r\n} ;\r\nint V_70 , V_71 ;\r\nfor ( V_70 = 0 ; V_70 < F_27 ( V_69 ) ; V_70 ++ ) {\r\nfor ( V_71 = 0 ; V_71 < F_27 ( V_2 -> V_59 ) ; V_71 ++ ) {\r\nif ( ! V_2 -> V_59 [ V_71 ] . V_46 )\r\ncontinue;\r\nV_69 [ V_70 ] . F_26 ( V_2 , V_71 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_28 ( struct V_27 * V_6 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_6 ) ;\r\nmemset ( V_2 -> V_59 , 0x00 , sizeof( V_2 -> V_59 ) ) ;\r\n}\r\nint\r\nF_29 ( struct V_4 * V_5 , int V_72 , struct V_27 * * V_73 )\r\n{\r\nstruct V_1 * V_2 ;\r\nif ( ! ( V_2 = F_30 ( sizeof( * V_2 ) , V_74 ) ) )\r\nreturn - V_75 ;\r\n* V_73 = & V_2 -> V_6 ;\r\nreturn F_31 ( & V_1 , V_5 , V_72 , false , & V_2 -> V_6 ) ;\r\n}
