

================================================================
== Vitis HLS Report for 'fft_exec'
================================================================
* Date:           Fri Oct 21 23:29:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2505|     2505|  25.050 us|  25.050 us|  2505|  2505|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fft_exec_Pipeline_All_Loop_fu_368    |fft_exec_Pipeline_All_Loop    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_fft_exec_Pipeline_DFT_Loop_fu_392    |fft_exec_Pipeline_DFT_Loop    |      145|      145|   1.450 us|   1.450 us|   145|   145|       no|
        |grp_fft_exec_Pipeline_DFT_Loop9_fu_412   |fft_exec_Pipeline_DFT_Loop9   |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop10_fu_432  |fft_exec_Pipeline_DFT_Loop10  |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop11_fu_452  |fft_exec_Pipeline_DFT_Loop11  |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop12_fu_476  |fft_exec_Pipeline_DFT_Loop12  |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop13_fu_500  |fft_exec_Pipeline_DFT_Loop13  |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop14_fu_524  |fft_exec_Pipeline_DFT_Loop14  |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop15_fu_548  |fft_exec_Pipeline_DFT_Loop15  |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop16_fu_572  |fft_exec_Pipeline_DFT_Loop16  |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_fft_exec_Pipeline_DFT_Loop17_fu_596  |fft_exec_Pipeline_DFT_Loop17  |      145|      145|   1.450 us|   1.450 us|   145|   145|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   96|   36945|  20315|    -|
|Memory           |      172|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|  13189|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      172|   96|   36978|  33504|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       61|   43|      34|     62|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------+---------+----+------+-----+-----+
    |                 Instance                |             Module             | BRAM_18K| DSP|  FF  | LUT | URAM|
    +-----------------------------------------+--------------------------------+---------+----+------+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U570      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U572      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U574      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U576      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U579      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U580      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U583      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U584      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U587      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U588      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U591      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U592      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |grp_fft_exec_Pipeline_All_Loop_fu_368    |fft_exec_Pipeline_All_Loop      |        0|   0|    24|   62|    0|
    |grp_fft_exec_Pipeline_DFT_Loop_fu_392    |fft_exec_Pipeline_DFT_Loop      |        0|   0|  2234|  394|    0|
    |grp_fft_exec_Pipeline_DFT_Loop10_fu_432  |fft_exec_Pipeline_DFT_Loop10    |        0|   0|  3020|  759|    0|
    |grp_fft_exec_Pipeline_DFT_Loop11_fu_452  |fft_exec_Pipeline_DFT_Loop11    |        0|   0|  3213|  592|    0|
    |grp_fft_exec_Pipeline_DFT_Loop12_fu_476  |fft_exec_Pipeline_DFT_Loop12    |        0|   0|  3213|  595|    0|
    |grp_fft_exec_Pipeline_DFT_Loop13_fu_500  |fft_exec_Pipeline_DFT_Loop13    |        0|   0|  3213|  598|    0|
    |grp_fft_exec_Pipeline_DFT_Loop14_fu_524  |fft_exec_Pipeline_DFT_Loop14    |        0|   0|  3213|  601|    0|
    |grp_fft_exec_Pipeline_DFT_Loop15_fu_548  |fft_exec_Pipeline_DFT_Loop15    |        0|   0|  3213|  604|    0|
    |grp_fft_exec_Pipeline_DFT_Loop16_fu_572  |fft_exec_Pipeline_DFT_Loop16    |        0|   0|  3213|  607|    0|
    |grp_fft_exec_Pipeline_DFT_Loop17_fu_596  |fft_exec_Pipeline_DFT_Loop17    |        0|   0|  2520|  294|    0|
    |grp_fft_exec_Pipeline_DFT_Loop9_fu_412   |fft_exec_Pipeline_DFT_Loop9     |        0|   0|  2661|  713|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U593       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U594       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U595       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U596       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U597       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U598       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U599       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U600       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U601       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U602       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U603       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U604       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U605       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U606       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U607       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U608       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U569      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U571      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U573      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U575      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U577      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U578      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U581      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U582      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U585      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U586      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U589      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U590      |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|  390|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+-----+-----+
    |Total                                    |                                |        0|  96| 36945|20315|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage0_R_U    |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage0_R_1_U  |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage0_R_2_U  |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage0_R_3_U  |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage0_I_U    |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage0_I_1_U  |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage0_I_2_U  |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage0_I_3_U  |fft_exec_Stage0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage1_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage2_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage3_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage4_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage5_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage6_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage7_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage8_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_R_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_R_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_R_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_R_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_I_U    |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_I_1_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_I_2_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |Stage9_I_3_U  |fft_exec_Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |W_imag_U      |fft_exec_W_imag_ROM_AUTO_1R      |        6|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U      |fft_exec_W_real_ROM_AUTO_1R      |        6|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                 |      172|  0|   0|    0| 21504| 2624|    82|       688128|
    +--------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |Stage0_I_1_address0  |   14|          3|    8|         24|
    |Stage0_I_1_ce0       |   14|          3|    1|          3|
    |Stage0_I_1_ce1       |    9|          2|    1|          2|
    |Stage0_I_1_we0       |    9|          2|    1|          2|
    |Stage0_I_2_address0  |   14|          3|    8|         24|
    |Stage0_I_2_ce0       |   14|          3|    1|          3|
    |Stage0_I_2_ce1       |    9|          2|    1|          2|
    |Stage0_I_2_we0       |    9|          2|    1|          2|
    |Stage0_I_3_address0  |   14|          3|    8|         24|
    |Stage0_I_3_ce0       |   14|          3|    1|          3|
    |Stage0_I_3_ce1       |    9|          2|    1|          2|
    |Stage0_I_3_we0       |    9|          2|    1|          2|
    |Stage0_I_address0    |   14|          3|    8|         24|
    |Stage0_I_ce0         |   14|          3|    1|          3|
    |Stage0_I_ce1         |    9|          2|    1|          2|
    |Stage0_I_we0         |    9|          2|    1|          2|
    |Stage0_R_1_address0  |   14|          3|    8|         24|
    |Stage0_R_1_ce0       |   14|          3|    1|          3|
    |Stage0_R_1_ce1       |    9|          2|    1|          2|
    |Stage0_R_1_we0       |    9|          2|    1|          2|
    |Stage0_R_2_address0  |   14|          3|    8|         24|
    |Stage0_R_2_ce0       |   14|          3|    1|          3|
    |Stage0_R_2_ce1       |    9|          2|    1|          2|
    |Stage0_R_2_we0       |    9|          2|    1|          2|
    |Stage0_R_3_address0  |   14|          3|    8|         24|
    |Stage0_R_3_ce0       |   14|          3|    1|          3|
    |Stage0_R_3_ce1       |    9|          2|    1|          2|
    |Stage0_R_3_we0       |    9|          2|    1|          2|
    |Stage0_R_address0    |   14|          3|    8|         24|
    |Stage0_R_ce0         |   14|          3|    1|          3|
    |Stage0_R_ce1         |    9|          2|    1|          2|
    |Stage0_R_we0         |    9|          2|    1|          2|
    |Stage1_I_1_address0  |   14|          3|    8|         24|
    |Stage1_I_1_address1  |   14|          3|    8|         24|
    |Stage1_I_1_ce0       |   14|          3|    1|          3|
    |Stage1_I_1_ce1       |   14|          3|    1|          3|
    |Stage1_I_1_we0       |    9|          2|    1|          2|
    |Stage1_I_1_we1       |    9|          2|    1|          2|
    |Stage1_I_2_address0  |   14|          3|    8|         24|
    |Stage1_I_2_address1  |   14|          3|    8|         24|
    |Stage1_I_2_ce0       |   14|          3|    1|          3|
    |Stage1_I_2_ce1       |   14|          3|    1|          3|
    |Stage1_I_2_we0       |    9|          2|    1|          2|
    |Stage1_I_2_we1       |    9|          2|    1|          2|
    |Stage1_I_3_address0  |   14|          3|    8|         24|
    |Stage1_I_3_address1  |   14|          3|    8|         24|
    |Stage1_I_3_ce0       |   14|          3|    1|          3|
    |Stage1_I_3_ce1       |   14|          3|    1|          3|
    |Stage1_I_3_we0       |    9|          2|    1|          2|
    |Stage1_I_3_we1       |    9|          2|    1|          2|
    |Stage1_I_address0    |   14|          3|    8|         24|
    |Stage1_I_address1    |   14|          3|    8|         24|
    |Stage1_I_ce0         |   14|          3|    1|          3|
    |Stage1_I_ce1         |   14|          3|    1|          3|
    |Stage1_I_we0         |    9|          2|    1|          2|
    |Stage1_I_we1         |    9|          2|    1|          2|
    |Stage1_R_1_address0  |   14|          3|    8|         24|
    |Stage1_R_1_address1  |   14|          3|    8|         24|
    |Stage1_R_1_ce0       |   14|          3|    1|          3|
    |Stage1_R_1_ce1       |   14|          3|    1|          3|
    |Stage1_R_1_we0       |    9|          2|    1|          2|
    |Stage1_R_1_we1       |    9|          2|    1|          2|
    |Stage1_R_2_address0  |   14|          3|    8|         24|
    |Stage1_R_2_address1  |   14|          3|    8|         24|
    |Stage1_R_2_ce0       |   14|          3|    1|          3|
    |Stage1_R_2_ce1       |   14|          3|    1|          3|
    |Stage1_R_2_we0       |    9|          2|    1|          2|
    |Stage1_R_2_we1       |    9|          2|    1|          2|
    |Stage1_R_3_address0  |   14|          3|    8|         24|
    |Stage1_R_3_address1  |   14|          3|    8|         24|
    |Stage1_R_3_ce0       |   14|          3|    1|          3|
    |Stage1_R_3_ce1       |   14|          3|    1|          3|
    |Stage1_R_3_we0       |    9|          2|    1|          2|
    |Stage1_R_3_we1       |    9|          2|    1|          2|
    |Stage1_R_address0    |   14|          3|    8|         24|
    |Stage1_R_address1    |   14|          3|    8|         24|
    |Stage1_R_ce0         |   14|          3|    1|          3|
    |Stage1_R_ce1         |   14|          3|    1|          3|
    |Stage1_R_we0         |    9|          2|    1|          2|
    |Stage1_R_we1         |    9|          2|    1|          2|
    |Stage2_I_1_address0  |   14|          3|    8|         24|
    |Stage2_I_1_address1  |   14|          3|    8|         24|
    |Stage2_I_1_ce0       |   14|          3|    1|          3|
    |Stage2_I_1_ce1       |   14|          3|    1|          3|
    |Stage2_I_1_we0       |    9|          2|    1|          2|
    |Stage2_I_1_we1       |    9|          2|    1|          2|
    |Stage2_I_2_address0  |   14|          3|    8|         24|
    |Stage2_I_2_address1  |   14|          3|    8|         24|
    |Stage2_I_2_ce0       |   14|          3|    1|          3|
    |Stage2_I_2_ce1       |   14|          3|    1|          3|
    |Stage2_I_2_we0       |    9|          2|    1|          2|
    |Stage2_I_2_we1       |    9|          2|    1|          2|
    |Stage2_I_3_address0  |   14|          3|    8|         24|
    |Stage2_I_3_address1  |   14|          3|    8|         24|
    |Stage2_I_3_ce0       |   14|          3|    1|          3|
    |Stage2_I_3_ce1       |   14|          3|    1|          3|
    |Stage2_I_3_we0       |    9|          2|    1|          2|
    |Stage2_I_3_we1       |    9|          2|    1|          2|
    |Stage2_I_address0    |   14|          3|    8|         24|
    |Stage2_I_address1    |   14|          3|    8|         24|
    |Stage2_I_ce0         |   14|          3|    1|          3|
    |Stage2_I_ce1         |   14|          3|    1|          3|
    |Stage2_I_we0         |    9|          2|    1|          2|
    |Stage2_I_we1         |    9|          2|    1|          2|
    |Stage2_R_1_address0  |   14|          3|    8|         24|
    |Stage2_R_1_address1  |   14|          3|    8|         24|
    |Stage2_R_1_ce0       |   14|          3|    1|          3|
    |Stage2_R_1_ce1       |   14|          3|    1|          3|
    |Stage2_R_1_we0       |    9|          2|    1|          2|
    |Stage2_R_1_we1       |    9|          2|    1|          2|
    |Stage2_R_2_address0  |   14|          3|    8|         24|
    |Stage2_R_2_address1  |   14|          3|    8|         24|
    |Stage2_R_2_ce0       |   14|          3|    1|          3|
    |Stage2_R_2_ce1       |   14|          3|    1|          3|
    |Stage2_R_2_we0       |    9|          2|    1|          2|
    |Stage2_R_2_we1       |    9|          2|    1|          2|
    |Stage2_R_3_address0  |   14|          3|    8|         24|
    |Stage2_R_3_address1  |   14|          3|    8|         24|
    |Stage2_R_3_ce0       |   14|          3|    1|          3|
    |Stage2_R_3_ce1       |   14|          3|    1|          3|
    |Stage2_R_3_we0       |    9|          2|    1|          2|
    |Stage2_R_3_we1       |    9|          2|    1|          2|
    |Stage2_R_address0    |   14|          3|    8|         24|
    |Stage2_R_address1    |   14|          3|    8|         24|
    |Stage2_R_ce0         |   14|          3|    1|          3|
    |Stage2_R_ce1         |   14|          3|    1|          3|
    |Stage2_R_we0         |    9|          2|    1|          2|
    |Stage2_R_we1         |    9|          2|    1|          2|
    |Stage3_I_1_address0  |   14|          3|    8|         24|
    |Stage3_I_1_address1  |   14|          3|    8|         24|
    |Stage3_I_1_ce0       |   14|          3|    1|          3|
    |Stage3_I_1_ce1       |   14|          3|    1|          3|
    |Stage3_I_1_we0       |    9|          2|    1|          2|
    |Stage3_I_1_we1       |    9|          2|    1|          2|
    |Stage3_I_2_address0  |   14|          3|    8|         24|
    |Stage3_I_2_address1  |   14|          3|    8|         24|
    |Stage3_I_2_ce0       |   14|          3|    1|          3|
    |Stage3_I_2_ce1       |   14|          3|    1|          3|
    |Stage3_I_2_we0       |    9|          2|    1|          2|
    |Stage3_I_2_we1       |    9|          2|    1|          2|
    |Stage3_I_3_address0  |   14|          3|    8|         24|
    |Stage3_I_3_address1  |   14|          3|    8|         24|
    |Stage3_I_3_ce0       |   14|          3|    1|          3|
    |Stage3_I_3_ce1       |   14|          3|    1|          3|
    |Stage3_I_3_we0       |    9|          2|    1|          2|
    |Stage3_I_3_we1       |    9|          2|    1|          2|
    |Stage3_I_address0    |   14|          3|    8|         24|
    |Stage3_I_address1    |   14|          3|    8|         24|
    |Stage3_I_ce0         |   14|          3|    1|          3|
    |Stage3_I_ce1         |   14|          3|    1|          3|
    |Stage3_I_we0         |    9|          2|    1|          2|
    |Stage3_I_we1         |    9|          2|    1|          2|
    |Stage3_R_1_address0  |   14|          3|    8|         24|
    |Stage3_R_1_address1  |   14|          3|    8|         24|
    |Stage3_R_1_ce0       |   14|          3|    1|          3|
    |Stage3_R_1_ce1       |   14|          3|    1|          3|
    |Stage3_R_1_we0       |    9|          2|    1|          2|
    |Stage3_R_1_we1       |    9|          2|    1|          2|
    |Stage3_R_2_address0  |   14|          3|    8|         24|
    |Stage3_R_2_address1  |   14|          3|    8|         24|
    |Stage3_R_2_ce0       |   14|          3|    1|          3|
    |Stage3_R_2_ce1       |   14|          3|    1|          3|
    |Stage3_R_2_we0       |    9|          2|    1|          2|
    |Stage3_R_2_we1       |    9|          2|    1|          2|
    |Stage3_R_3_address0  |   14|          3|    8|         24|
    |Stage3_R_3_address1  |   14|          3|    8|         24|
    |Stage3_R_3_ce0       |   14|          3|    1|          3|
    |Stage3_R_3_ce1       |   14|          3|    1|          3|
    |Stage3_R_3_we0       |    9|          2|    1|          2|
    |Stage3_R_3_we1       |    9|          2|    1|          2|
    |Stage3_R_address0    |   14|          3|    8|         24|
    |Stage3_R_address1    |   14|          3|    8|         24|
    |Stage3_R_ce0         |   14|          3|    1|          3|
    |Stage3_R_ce1         |   14|          3|    1|          3|
    |Stage3_R_we0         |    9|          2|    1|          2|
    |Stage3_R_we1         |    9|          2|    1|          2|
    |Stage4_I_1_address0  |   14|          3|    8|         24|
    |Stage4_I_1_address1  |   14|          3|    8|         24|
    |Stage4_I_1_ce0       |   14|          3|    1|          3|
    |Stage4_I_1_ce1       |   14|          3|    1|          3|
    |Stage4_I_1_we0       |    9|          2|    1|          2|
    |Stage4_I_1_we1       |    9|          2|    1|          2|
    |Stage4_I_2_address0  |   14|          3|    8|         24|
    |Stage4_I_2_address1  |   14|          3|    8|         24|
    |Stage4_I_2_ce0       |   14|          3|    1|          3|
    |Stage4_I_2_ce1       |   14|          3|    1|          3|
    |Stage4_I_2_we0       |    9|          2|    1|          2|
    |Stage4_I_2_we1       |    9|          2|    1|          2|
    |Stage4_I_3_address0  |   14|          3|    8|         24|
    |Stage4_I_3_address1  |   14|          3|    8|         24|
    |Stage4_I_3_ce0       |   14|          3|    1|          3|
    |Stage4_I_3_ce1       |   14|          3|    1|          3|
    |Stage4_I_3_we0       |    9|          2|    1|          2|
    |Stage4_I_3_we1       |    9|          2|    1|          2|
    |Stage4_I_address0    |   14|          3|    8|         24|
    |Stage4_I_address1    |   14|          3|    8|         24|
    |Stage4_I_ce0         |   14|          3|    1|          3|
    |Stage4_I_ce1         |   14|          3|    1|          3|
    |Stage4_I_we0         |    9|          2|    1|          2|
    |Stage4_I_we1         |    9|          2|    1|          2|
    |Stage4_R_1_address0  |   14|          3|    8|         24|
    |Stage4_R_1_address1  |   14|          3|    8|         24|
    |Stage4_R_1_ce0       |   14|          3|    1|          3|
    |Stage4_R_1_ce1       |   14|          3|    1|          3|
    |Stage4_R_1_we0       |    9|          2|    1|          2|
    |Stage4_R_1_we1       |    9|          2|    1|          2|
    |Stage4_R_2_address0  |   14|          3|    8|         24|
    |Stage4_R_2_address1  |   14|          3|    8|         24|
    |Stage4_R_2_ce0       |   14|          3|    1|          3|
    |Stage4_R_2_ce1       |   14|          3|    1|          3|
    |Stage4_R_2_we0       |    9|          2|    1|          2|
    |Stage4_R_2_we1       |    9|          2|    1|          2|
    |Stage4_R_3_address0  |   14|          3|    8|         24|
    |Stage4_R_3_address1  |   14|          3|    8|         24|
    |Stage4_R_3_ce0       |   14|          3|    1|          3|
    |Stage4_R_3_ce1       |   14|          3|    1|          3|
    |Stage4_R_3_we0       |    9|          2|    1|          2|
    |Stage4_R_3_we1       |    9|          2|    1|          2|
    |Stage4_R_address0    |   14|          3|    8|         24|
    |Stage4_R_address1    |   14|          3|    8|         24|
    |Stage4_R_ce0         |   14|          3|    1|          3|
    |Stage4_R_ce1         |   14|          3|    1|          3|
    |Stage4_R_we0         |    9|          2|    1|          2|
    |Stage4_R_we1         |    9|          2|    1|          2|
    |Stage5_I_1_address0  |   14|          3|    8|         24|
    |Stage5_I_1_address1  |   14|          3|    8|         24|
    |Stage5_I_1_ce0       |   14|          3|    1|          3|
    |Stage5_I_1_ce1       |   14|          3|    1|          3|
    |Stage5_I_1_we0       |    9|          2|    1|          2|
    |Stage5_I_1_we1       |    9|          2|    1|          2|
    |Stage5_I_2_address0  |   14|          3|    8|         24|
    |Stage5_I_2_address1  |   14|          3|    8|         24|
    |Stage5_I_2_ce0       |   14|          3|    1|          3|
    |Stage5_I_2_ce1       |   14|          3|    1|          3|
    |Stage5_I_2_we0       |    9|          2|    1|          2|
    |Stage5_I_2_we1       |    9|          2|    1|          2|
    |Stage5_I_3_address0  |   14|          3|    8|         24|
    |Stage5_I_3_address1  |   14|          3|    8|         24|
    |Stage5_I_3_ce0       |   14|          3|    1|          3|
    |Stage5_I_3_ce1       |   14|          3|    1|          3|
    |Stage5_I_3_we0       |    9|          2|    1|          2|
    |Stage5_I_3_we1       |    9|          2|    1|          2|
    |Stage5_I_address0    |   14|          3|    8|         24|
    |Stage5_I_address1    |   14|          3|    8|         24|
    |Stage5_I_ce0         |   14|          3|    1|          3|
    |Stage5_I_ce1         |   14|          3|    1|          3|
    |Stage5_I_we0         |    9|          2|    1|          2|
    |Stage5_I_we1         |    9|          2|    1|          2|
    |Stage5_R_1_address0  |   14|          3|    8|         24|
    |Stage5_R_1_address1  |   14|          3|    8|         24|
    |Stage5_R_1_ce0       |   14|          3|    1|          3|
    |Stage5_R_1_ce1       |   14|          3|    1|          3|
    |Stage5_R_1_we0       |    9|          2|    1|          2|
    |Stage5_R_1_we1       |    9|          2|    1|          2|
    |Stage5_R_2_address0  |   14|          3|    8|         24|
    |Stage5_R_2_address1  |   14|          3|    8|         24|
    |Stage5_R_2_ce0       |   14|          3|    1|          3|
    |Stage5_R_2_ce1       |   14|          3|    1|          3|
    |Stage5_R_2_we0       |    9|          2|    1|          2|
    |Stage5_R_2_we1       |    9|          2|    1|          2|
    |Stage5_R_3_address0  |   14|          3|    8|         24|
    |Stage5_R_3_address1  |   14|          3|    8|         24|
    |Stage5_R_3_ce0       |   14|          3|    1|          3|
    |Stage5_R_3_ce1       |   14|          3|    1|          3|
    |Stage5_R_3_we0       |    9|          2|    1|          2|
    |Stage5_R_3_we1       |    9|          2|    1|          2|
    |Stage5_R_address0    |   14|          3|    8|         24|
    |Stage5_R_address1    |   14|          3|    8|         24|
    |Stage5_R_ce0         |   14|          3|    1|          3|
    |Stage5_R_ce1         |   14|          3|    1|          3|
    |Stage5_R_we0         |    9|          2|    1|          2|
    |Stage5_R_we1         |    9|          2|    1|          2|
    |Stage6_I_1_address0  |   14|          3|    8|         24|
    |Stage6_I_1_address1  |   14|          3|    8|         24|
    |Stage6_I_1_ce0       |   14|          3|    1|          3|
    |Stage6_I_1_ce1       |   14|          3|    1|          3|
    |Stage6_I_1_we0       |    9|          2|    1|          2|
    |Stage6_I_1_we1       |    9|          2|    1|          2|
    |Stage6_I_2_address0  |   14|          3|    8|         24|
    |Stage6_I_2_address1  |   14|          3|    8|         24|
    |Stage6_I_2_ce0       |   14|          3|    1|          3|
    |Stage6_I_2_ce1       |   14|          3|    1|          3|
    |Stage6_I_2_we0       |    9|          2|    1|          2|
    |Stage6_I_2_we1       |    9|          2|    1|          2|
    |Stage6_I_3_address0  |   14|          3|    8|         24|
    |Stage6_I_3_address1  |   14|          3|    8|         24|
    |Stage6_I_3_ce0       |   14|          3|    1|          3|
    |Stage6_I_3_ce1       |   14|          3|    1|          3|
    |Stage6_I_3_we0       |    9|          2|    1|          2|
    |Stage6_I_3_we1       |    9|          2|    1|          2|
    |Stage6_I_address0    |   14|          3|    8|         24|
    |Stage6_I_address1    |   14|          3|    8|         24|
    |Stage6_I_ce0         |   14|          3|    1|          3|
    |Stage6_I_ce1         |   14|          3|    1|          3|
    |Stage6_I_we0         |    9|          2|    1|          2|
    |Stage6_I_we1         |    9|          2|    1|          2|
    |Stage6_R_1_address0  |   14|          3|    8|         24|
    |Stage6_R_1_address1  |   14|          3|    8|         24|
    |Stage6_R_1_ce0       |   14|          3|    1|          3|
    |Stage6_R_1_ce1       |   14|          3|    1|          3|
    |Stage6_R_1_we0       |    9|          2|    1|          2|
    |Stage6_R_1_we1       |    9|          2|    1|          2|
    |Stage6_R_2_address0  |   14|          3|    8|         24|
    |Stage6_R_2_address1  |   14|          3|    8|         24|
    |Stage6_R_2_ce0       |   14|          3|    1|          3|
    |Stage6_R_2_ce1       |   14|          3|    1|          3|
    |Stage6_R_2_we0       |    9|          2|    1|          2|
    |Stage6_R_2_we1       |    9|          2|    1|          2|
    |Stage6_R_3_address0  |   14|          3|    8|         24|
    |Stage6_R_3_address1  |   14|          3|    8|         24|
    |Stage6_R_3_ce0       |   14|          3|    1|          3|
    |Stage6_R_3_ce1       |   14|          3|    1|          3|
    |Stage6_R_3_we0       |    9|          2|    1|          2|
    |Stage6_R_3_we1       |    9|          2|    1|          2|
    |Stage6_R_address0    |   14|          3|    8|         24|
    |Stage6_R_address1    |   14|          3|    8|         24|
    |Stage6_R_ce0         |   14|          3|    1|          3|
    |Stage6_R_ce1         |   14|          3|    1|          3|
    |Stage6_R_we0         |    9|          2|    1|          2|
    |Stage6_R_we1         |    9|          2|    1|          2|
    |Stage7_I_1_address0  |   14|          3|    8|         24|
    |Stage7_I_1_address1  |   14|          3|    8|         24|
    |Stage7_I_1_ce0       |   14|          3|    1|          3|
    |Stage7_I_1_ce1       |   14|          3|    1|          3|
    |Stage7_I_1_we0       |    9|          2|    1|          2|
    |Stage7_I_1_we1       |    9|          2|    1|          2|
    |Stage7_I_2_address0  |   14|          3|    8|         24|
    |Stage7_I_2_address1  |   14|          3|    8|         24|
    |Stage7_I_2_ce0       |   14|          3|    1|          3|
    |Stage7_I_2_ce1       |   14|          3|    1|          3|
    |Stage7_I_2_we0       |    9|          2|    1|          2|
    |Stage7_I_2_we1       |    9|          2|    1|          2|
    |Stage7_I_3_address0  |   14|          3|    8|         24|
    |Stage7_I_3_address1  |   14|          3|    8|         24|
    |Stage7_I_3_ce0       |   14|          3|    1|          3|
    |Stage7_I_3_ce1       |   14|          3|    1|          3|
    |Stage7_I_3_we0       |    9|          2|    1|          2|
    |Stage7_I_3_we1       |    9|          2|    1|          2|
    |Stage7_I_address0    |   14|          3|    8|         24|
    |Stage7_I_address1    |   14|          3|    8|         24|
    |Stage7_I_ce0         |   14|          3|    1|          3|
    |Stage7_I_ce1         |   14|          3|    1|          3|
    |Stage7_I_we0         |    9|          2|    1|          2|
    |Stage7_I_we1         |    9|          2|    1|          2|
    |Stage7_R_1_address0  |   14|          3|    8|         24|
    |Stage7_R_1_address1  |   14|          3|    8|         24|
    |Stage7_R_1_ce0       |   14|          3|    1|          3|
    |Stage7_R_1_ce1       |   14|          3|    1|          3|
    |Stage7_R_1_we0       |    9|          2|    1|          2|
    |Stage7_R_1_we1       |    9|          2|    1|          2|
    |Stage7_R_2_address0  |   14|          3|    8|         24|
    |Stage7_R_2_address1  |   14|          3|    8|         24|
    |Stage7_R_2_ce0       |   14|          3|    1|          3|
    |Stage7_R_2_ce1       |   14|          3|    1|          3|
    |Stage7_R_2_we0       |    9|          2|    1|          2|
    |Stage7_R_2_we1       |    9|          2|    1|          2|
    |Stage7_R_3_address0  |   14|          3|    8|         24|
    |Stage7_R_3_address1  |   14|          3|    8|         24|
    |Stage7_R_3_ce0       |   14|          3|    1|          3|
    |Stage7_R_3_ce1       |   14|          3|    1|          3|
    |Stage7_R_3_we0       |    9|          2|    1|          2|
    |Stage7_R_3_we1       |    9|          2|    1|          2|
    |Stage7_R_address0    |   14|          3|    8|         24|
    |Stage7_R_address1    |   14|          3|    8|         24|
    |Stage7_R_ce0         |   14|          3|    1|          3|
    |Stage7_R_ce1         |   14|          3|    1|          3|
    |Stage7_R_we0         |    9|          2|    1|          2|
    |Stage7_R_we1         |    9|          2|    1|          2|
    |Stage8_I_1_address0  |   14|          3|    8|         24|
    |Stage8_I_1_address1  |   14|          3|    8|         24|
    |Stage8_I_1_ce0       |   14|          3|    1|          3|
    |Stage8_I_1_ce1       |   14|          3|    1|          3|
    |Stage8_I_1_we0       |    9|          2|    1|          2|
    |Stage8_I_1_we1       |    9|          2|    1|          2|
    |Stage8_I_2_address0  |   14|          3|    8|         24|
    |Stage8_I_2_address1  |   14|          3|    8|         24|
    |Stage8_I_2_ce0       |   14|          3|    1|          3|
    |Stage8_I_2_ce1       |   14|          3|    1|          3|
    |Stage8_I_2_we0       |    9|          2|    1|          2|
    |Stage8_I_2_we1       |    9|          2|    1|          2|
    |Stage8_I_3_address0  |   14|          3|    8|         24|
    |Stage8_I_3_address1  |   14|          3|    8|         24|
    |Stage8_I_3_ce0       |   14|          3|    1|          3|
    |Stage8_I_3_ce1       |   14|          3|    1|          3|
    |Stage8_I_3_we0       |    9|          2|    1|          2|
    |Stage8_I_3_we1       |    9|          2|    1|          2|
    |Stage8_I_address0    |   14|          3|    8|         24|
    |Stage8_I_address1    |   14|          3|    8|         24|
    |Stage8_I_ce0         |   14|          3|    1|          3|
    |Stage8_I_ce1         |   14|          3|    1|          3|
    |Stage8_I_we0         |    9|          2|    1|          2|
    |Stage8_I_we1         |    9|          2|    1|          2|
    |Stage8_R_1_address0  |   14|          3|    8|         24|
    |Stage8_R_1_address1  |   14|          3|    8|         24|
    |Stage8_R_1_ce0       |   14|          3|    1|          3|
    |Stage8_R_1_ce1       |   14|          3|    1|          3|
    |Stage8_R_1_we0       |    9|          2|    1|          2|
    |Stage8_R_1_we1       |    9|          2|    1|          2|
    |Stage8_R_2_address0  |   14|          3|    8|         24|
    |Stage8_R_2_address1  |   14|          3|    8|         24|
    |Stage8_R_2_ce0       |   14|          3|    1|          3|
    |Stage8_R_2_ce1       |   14|          3|    1|          3|
    |Stage8_R_2_we0       |    9|          2|    1|          2|
    |Stage8_R_2_we1       |    9|          2|    1|          2|
    |Stage8_R_3_address0  |   14|          3|    8|         24|
    |Stage8_R_3_address1  |   14|          3|    8|         24|
    |Stage8_R_3_ce0       |   14|          3|    1|          3|
    |Stage8_R_3_ce1       |   14|          3|    1|          3|
    |Stage8_R_3_we0       |    9|          2|    1|          2|
    |Stage8_R_3_we1       |    9|          2|    1|          2|
    |Stage8_R_address0    |   14|          3|    8|         24|
    |Stage8_R_address1    |   14|          3|    8|         24|
    |Stage8_R_ce0         |   14|          3|    1|          3|
    |Stage8_R_ce1         |   14|          3|    1|          3|
    |Stage8_R_we0         |    9|          2|    1|          2|
    |Stage8_R_we1         |    9|          2|    1|          2|
    |Stage9_I_1_address0  |   14|          3|    8|         24|
    |Stage9_I_1_address1  |   14|          3|    8|         24|
    |Stage9_I_1_ce0       |   14|          3|    1|          3|
    |Stage9_I_1_ce1       |   14|          3|    1|          3|
    |Stage9_I_1_we0       |    9|          2|    1|          2|
    |Stage9_I_1_we1       |    9|          2|    1|          2|
    |Stage9_I_2_address0  |   14|          3|    8|         24|
    |Stage9_I_2_address1  |   14|          3|    8|         24|
    |Stage9_I_2_ce0       |   14|          3|    1|          3|
    |Stage9_I_2_ce1       |   14|          3|    1|          3|
    |Stage9_I_2_we0       |    9|          2|    1|          2|
    |Stage9_I_2_we1       |    9|          2|    1|          2|
    |Stage9_I_3_address0  |   14|          3|    8|         24|
    |Stage9_I_3_address1  |   14|          3|    8|         24|
    |Stage9_I_3_ce0       |   14|          3|    1|          3|
    |Stage9_I_3_ce1       |   14|          3|    1|          3|
    |Stage9_I_3_we0       |    9|          2|    1|          2|
    |Stage9_I_3_we1       |    9|          2|    1|          2|
    |Stage9_I_address0    |   14|          3|    8|         24|
    |Stage9_I_address1    |   14|          3|    8|         24|
    |Stage9_I_ce0         |   14|          3|    1|          3|
    |Stage9_I_ce1         |   14|          3|    1|          3|
    |Stage9_I_we0         |    9|          2|    1|          2|
    |Stage9_I_we1         |    9|          2|    1|          2|
    |Stage9_R_1_address0  |   14|          3|    8|         24|
    |Stage9_R_1_address1  |   14|          3|    8|         24|
    |Stage9_R_1_ce0       |   14|          3|    1|          3|
    |Stage9_R_1_ce1       |   14|          3|    1|          3|
    |Stage9_R_1_we0       |    9|          2|    1|          2|
    |Stage9_R_1_we1       |    9|          2|    1|          2|
    |Stage9_R_2_address0  |   14|          3|    8|         24|
    |Stage9_R_2_address1  |   14|          3|    8|         24|
    |Stage9_R_2_ce0       |   14|          3|    1|          3|
    |Stage9_R_2_ce1       |   14|          3|    1|          3|
    |Stage9_R_2_we0       |    9|          2|    1|          2|
    |Stage9_R_2_we1       |    9|          2|    1|          2|
    |Stage9_R_3_address0  |   14|          3|    8|         24|
    |Stage9_R_3_address1  |   14|          3|    8|         24|
    |Stage9_R_3_ce0       |   14|          3|    1|          3|
    |Stage9_R_3_ce1       |   14|          3|    1|          3|
    |Stage9_R_3_we0       |    9|          2|    1|          2|
    |Stage9_R_3_we1       |    9|          2|    1|          2|
    |Stage9_R_address0    |   14|          3|    8|         24|
    |Stage9_R_address1    |   14|          3|    8|         24|
    |Stage9_R_ce0         |   14|          3|    1|          3|
    |Stage9_R_ce1         |   14|          3|    1|          3|
    |Stage9_R_we0         |    9|          2|    1|          2|
    |Stage9_R_we1         |    9|          2|    1|          2|
    |W_imag_address0      |   42|          8|    9|         72|
    |W_imag_address1      |   42|          8|    9|         72|
    |W_imag_address2      |   42|          8|    9|         72|
    |W_imag_address3      |   42|          8|    9|         72|
    |W_imag_ce0           |   42|          8|    1|          8|
    |W_imag_ce1           |   42|          8|    1|          8|
    |W_imag_ce2           |   42|          8|    1|          8|
    |W_imag_ce3           |   42|          8|    1|          8|
    |W_real_address0      |   42|          8|    9|         72|
    |W_real_address1      |   42|          8|    9|         72|
    |W_real_address2      |   42|          8|    9|         72|
    |W_real_address3      |   42|          8|    9|         72|
    |W_real_ce0           |   42|          8|    1|          8|
    |W_real_ce1           |   42|          8|    1|          8|
    |W_real_ce2           |   42|          8|    1|          8|
    |W_real_ce3           |   42|          8|    1|          8|
    |ap_NS_fsm            |  113|         23|    1|         23|
    |grp_fu_628_ce        |   59|         11|    1|         11|
    |grp_fu_628_p0        |   59|         11|   32|        352|
    |grp_fu_628_p1        |   59|         11|   32|        352|
    |grp_fu_632_ce        |   59|         11|    1|         11|
    |grp_fu_632_p0        |   59|         11|   32|        352|
    |grp_fu_632_p1        |   59|         11|   32|        352|
    |grp_fu_636_ce        |   59|         11|    1|         11|
    |grp_fu_636_p0        |   59|         11|   32|        352|
    |grp_fu_636_p1        |   59|         11|   32|        352|
    |grp_fu_640_ce        |   59|         11|    1|         11|
    |grp_fu_640_p0        |   59|         11|   32|        352|
    |grp_fu_640_p1        |   59|         11|   32|        352|
    |grp_fu_644_ce        |   59|         11|    1|         11|
    |grp_fu_644_p0        |   59|         11|   32|        352|
    |grp_fu_644_p1        |   59|         11|   32|        352|
    |grp_fu_648_ce        |   59|         11|    1|         11|
    |grp_fu_648_p0        |   59|         11|   32|        352|
    |grp_fu_648_p1        |   59|         11|   32|        352|
    |grp_fu_652_ce        |   59|         11|    1|         11|
    |grp_fu_652_p0        |   59|         11|   32|        352|
    |grp_fu_652_p1        |   59|         11|   32|        352|
    |grp_fu_656_ce        |   59|         11|    1|         11|
    |grp_fu_656_p0        |   59|         11|   32|        352|
    |grp_fu_656_p1        |   59|         11|   32|        352|
    |grp_fu_660_ce        |   59|         11|    1|         11|
    |grp_fu_660_p0        |   59|         11|   32|        352|
    |grp_fu_660_p1        |   59|         11|   32|        352|
    |grp_fu_664_ce        |   59|         11|    1|         11|
    |grp_fu_664_p0        |   59|         11|   32|        352|
    |grp_fu_664_p1        |   59|         11|   32|        352|
    |grp_fu_668_ce        |   59|         11|    1|         11|
    |grp_fu_668_p0        |   59|         11|   32|        352|
    |grp_fu_668_p1        |   59|         11|   32|        352|
    |grp_fu_672_ce        |   59|         11|    1|         11|
    |grp_fu_672_p0        |   59|         11|   32|        352|
    |grp_fu_672_p1        |   59|         11|   32|        352|
    |grp_fu_676_ce        |   59|         11|    1|         11|
    |grp_fu_676_p0        |   59|         11|   32|        352|
    |grp_fu_676_p1        |   59|         11|   32|        352|
    |grp_fu_680_ce        |   59|         11|    1|         11|
    |grp_fu_680_p0        |   59|         11|   32|        352|
    |grp_fu_680_p1        |   59|         11|   32|        352|
    |grp_fu_684_ce        |   59|         11|    1|         11|
    |grp_fu_684_p0        |   59|         11|   32|        352|
    |grp_fu_684_p1        |   59|         11|   32|        352|
    |grp_fu_688_ce        |   59|         11|    1|         11|
    |grp_fu_688_p0        |   59|         11|   32|        352|
    |grp_fu_688_p1        |   59|         11|   32|        352|
    |grp_fu_692_ce        |   59|         11|    1|         11|
    |grp_fu_692_p0        |   59|         11|   32|        352|
    |grp_fu_692_p1        |   59|         11|   32|        352|
    |grp_fu_696_ce        |   59|         11|    1|         11|
    |grp_fu_696_p0        |   59|         11|   32|        352|
    |grp_fu_696_p1        |   59|         11|   32|        352|
    |grp_fu_700_ce        |   59|         11|    1|         11|
    |grp_fu_700_p0        |   59|         11|   32|        352|
    |grp_fu_700_p1        |   59|         11|   32|        352|
    |grp_fu_704_ce        |   59|         11|    1|         11|
    |grp_fu_704_p0        |   59|         11|   32|        352|
    |grp_fu_704_p1        |   59|         11|   32|        352|
    |grp_fu_708_ce        |   59|         11|    1|         11|
    |grp_fu_708_p0        |   59|         11|   32|        352|
    |grp_fu_708_p1        |   59|         11|   32|        352|
    |grp_fu_712_ce        |   59|         11|    1|         11|
    |grp_fu_712_p0        |   59|         11|   32|        352|
    |grp_fu_712_p1        |   59|         11|   32|        352|
    |grp_fu_716_ce        |   59|         11|    1|         11|
    |grp_fu_716_p0        |   59|         11|   32|        352|
    |grp_fu_716_p1        |   59|         11|   32|        352|
    |grp_fu_720_ce        |   59|         11|    1|         11|
    |grp_fu_720_p0        |   59|         11|   32|        352|
    |grp_fu_720_p1        |   59|         11|   32|        352|
    |grp_fu_724_ce        |   59|         11|    1|         11|
    |grp_fu_724_p0        |   59|         11|   32|        352|
    |grp_fu_724_p1        |   59|         11|   32|        352|
    |grp_fu_728_ce        |   59|         11|    1|         11|
    |grp_fu_728_p0        |   59|         11|   32|        352|
    |grp_fu_728_p1        |   59|         11|   32|        352|
    |grp_fu_732_ce        |   59|         11|    1|         11|
    |grp_fu_732_p0        |   59|         11|   32|        352|
    |grp_fu_732_p1        |   59|         11|   32|        352|
    |grp_fu_736_ce        |   59|         11|    1|         11|
    |grp_fu_736_p0        |   59|         11|   32|        352|
    |grp_fu_736_p1        |   59|         11|   32|        352|
    |grp_fu_740_ce        |   59|         11|    1|         11|
    |grp_fu_740_p0        |   59|         11|   32|        352|
    |grp_fu_740_p1        |   59|         11|   32|        352|
    |grp_fu_744_ce        |   59|         11|    1|         11|
    |grp_fu_744_p0        |   59|         11|   32|        352|
    |grp_fu_744_p1        |   59|         11|   32|        352|
    |grp_fu_748_ce        |   59|         11|    1|         11|
    |grp_fu_748_p0        |   59|         11|   32|        352|
    |grp_fu_748_p1        |   59|         11|   32|        352|
    |grp_fu_752_ce        |   59|         11|    1|         11|
    |grp_fu_752_p0        |   59|         11|   32|        352|
    |grp_fu_752_p1        |   59|         11|   32|        352|
    |grp_fu_756_ce        |   48|          9|    1|          9|
    |grp_fu_756_p0        |   48|          9|   32|        288|
    |grp_fu_756_p1        |   48|          9|   32|        288|
    |grp_fu_760_ce        |   48|          9|    1|          9|
    |grp_fu_760_p0        |   48|          9|   32|        288|
    |grp_fu_760_p1        |   48|          9|   32|        288|
    |grp_fu_764_ce        |   42|          8|    1|          8|
    |grp_fu_764_p0        |   42|          8|   32|        256|
    |grp_fu_764_p1        |   42|          8|   32|        256|
    |grp_fu_768_ce        |   42|          8|    1|          8|
    |grp_fu_768_p0        |   42|          8|   32|        256|
    |grp_fu_768_p1        |   42|          8|   32|        256|
    |grp_fu_772_ce        |   42|          8|    1|          8|
    |grp_fu_772_p0        |   42|          8|   32|        256|
    |grp_fu_772_p1        |   42|          8|   32|        256|
    |grp_fu_776_ce        |   42|          8|    1|          8|
    |grp_fu_776_p0        |   42|          8|   32|        256|
    |grp_fu_776_p1        |   42|          8|   32|        256|
    |grp_fu_780_ce        |   42|          8|    1|          8|
    |grp_fu_780_p0        |   42|          8|   32|        256|
    |grp_fu_780_p1        |   42|          8|   32|        256|
    |grp_fu_784_ce        |   42|          8|    1|          8|
    |grp_fu_784_p0        |   42|          8|   32|        256|
    |grp_fu_784_p1        |   42|          8|   32|        256|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |13189|       2637| 4209|      32257|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  22|   0|   22|          0|
    |grp_fft_exec_Pipeline_All_Loop_fu_368_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop10_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop11_fu_452_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop12_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop13_fu_500_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop14_fu_524_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop15_fu_548_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop16_fu_572_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop17_fu_596_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop9_fu_412_ap_start_reg   |   1|   0|    1|          0|
    |grp_fft_exec_Pipeline_DFT_Loop_fu_392_ap_start_reg    |   1|   0|    1|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  33|   0|   33|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|      fft_exec|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|      fft_exec|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|      fft_exec|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|      fft_exec|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|      fft_exec|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|      fft_exec|  return value|
|X_R_address0      |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0           |  out|    1|   ap_memory|           X_R|         array|
|X_R_q0            |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0      |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0           |  out|    1|   ap_memory|           X_I|         array|
|X_I_q0            |   in|   32|   ap_memory|           X_I|         array|
|OUT_R_0_address0  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_address1  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce1       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we1       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d1        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_address1  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce1       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we1       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d1        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_address1  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce1       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we1       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d1        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_address1  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce1       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we1       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d1        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_I_0_address0  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_address1  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce1       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we1       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d1        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_address1  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce1       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we1       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d1        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_address1  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce1       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we1       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d1        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_address1  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce1       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we1       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d1        |  out|   32|   ap_memory|       OUT_I_3|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%Stage0_R = alloca i64 1" [fft.cpp:42]   --->   Operation 23 'alloca' 'Stage0_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%Stage0_R_1 = alloca i64 1" [fft.cpp:42]   --->   Operation 24 'alloca' 'Stage0_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%Stage0_R_2 = alloca i64 1" [fft.cpp:42]   --->   Operation 25 'alloca' 'Stage0_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%Stage0_R_3 = alloca i64 1" [fft.cpp:42]   --->   Operation 26 'alloca' 'Stage0_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%Stage0_I = alloca i64 1" [fft.cpp:42]   --->   Operation 27 'alloca' 'Stage0_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%Stage0_I_1 = alloca i64 1" [fft.cpp:42]   --->   Operation 28 'alloca' 'Stage0_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%Stage0_I_2 = alloca i64 1" [fft.cpp:42]   --->   Operation 29 'alloca' 'Stage0_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%Stage0_I_3 = alloca i64 1" [fft.cpp:42]   --->   Operation 30 'alloca' 'Stage0_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%Stage1_R = alloca i64 1" [fft.cpp:43]   --->   Operation 31 'alloca' 'Stage1_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%Stage1_R_1 = alloca i64 1" [fft.cpp:43]   --->   Operation 32 'alloca' 'Stage1_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%Stage1_R_2 = alloca i64 1" [fft.cpp:43]   --->   Operation 33 'alloca' 'Stage1_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%Stage1_R_3 = alloca i64 1" [fft.cpp:43]   --->   Operation 34 'alloca' 'Stage1_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%Stage1_I = alloca i64 1" [fft.cpp:43]   --->   Operation 35 'alloca' 'Stage1_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%Stage1_I_1 = alloca i64 1" [fft.cpp:43]   --->   Operation 36 'alloca' 'Stage1_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%Stage1_I_2 = alloca i64 1" [fft.cpp:43]   --->   Operation 37 'alloca' 'Stage1_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%Stage1_I_3 = alloca i64 1" [fft.cpp:43]   --->   Operation 38 'alloca' 'Stage1_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%Stage2_R = alloca i64 1" [fft.cpp:44]   --->   Operation 39 'alloca' 'Stage2_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%Stage2_R_1 = alloca i64 1" [fft.cpp:44]   --->   Operation 40 'alloca' 'Stage2_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%Stage2_R_2 = alloca i64 1" [fft.cpp:44]   --->   Operation 41 'alloca' 'Stage2_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%Stage2_R_3 = alloca i64 1" [fft.cpp:44]   --->   Operation 42 'alloca' 'Stage2_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%Stage2_I = alloca i64 1" [fft.cpp:44]   --->   Operation 43 'alloca' 'Stage2_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%Stage2_I_1 = alloca i64 1" [fft.cpp:44]   --->   Operation 44 'alloca' 'Stage2_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%Stage2_I_2 = alloca i64 1" [fft.cpp:44]   --->   Operation 45 'alloca' 'Stage2_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%Stage2_I_3 = alloca i64 1" [fft.cpp:44]   --->   Operation 46 'alloca' 'Stage2_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%Stage3_R = alloca i64 1" [fft.cpp:45]   --->   Operation 47 'alloca' 'Stage3_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%Stage3_R_1 = alloca i64 1" [fft.cpp:45]   --->   Operation 48 'alloca' 'Stage3_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%Stage3_R_2 = alloca i64 1" [fft.cpp:45]   --->   Operation 49 'alloca' 'Stage3_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%Stage3_R_3 = alloca i64 1" [fft.cpp:45]   --->   Operation 50 'alloca' 'Stage3_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%Stage3_I = alloca i64 1" [fft.cpp:45]   --->   Operation 51 'alloca' 'Stage3_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%Stage3_I_1 = alloca i64 1" [fft.cpp:45]   --->   Operation 52 'alloca' 'Stage3_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%Stage3_I_2 = alloca i64 1" [fft.cpp:45]   --->   Operation 53 'alloca' 'Stage3_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%Stage3_I_3 = alloca i64 1" [fft.cpp:45]   --->   Operation 54 'alloca' 'Stage3_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%Stage4_R = alloca i64 1" [fft.cpp:46]   --->   Operation 55 'alloca' 'Stage4_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%Stage4_R_1 = alloca i64 1" [fft.cpp:46]   --->   Operation 56 'alloca' 'Stage4_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%Stage4_R_2 = alloca i64 1" [fft.cpp:46]   --->   Operation 57 'alloca' 'Stage4_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%Stage4_R_3 = alloca i64 1" [fft.cpp:46]   --->   Operation 58 'alloca' 'Stage4_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%Stage4_I = alloca i64 1" [fft.cpp:46]   --->   Operation 59 'alloca' 'Stage4_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%Stage4_I_1 = alloca i64 1" [fft.cpp:46]   --->   Operation 60 'alloca' 'Stage4_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%Stage4_I_2 = alloca i64 1" [fft.cpp:46]   --->   Operation 61 'alloca' 'Stage4_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%Stage4_I_3 = alloca i64 1" [fft.cpp:46]   --->   Operation 62 'alloca' 'Stage4_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%Stage5_R = alloca i64 1" [fft.cpp:47]   --->   Operation 63 'alloca' 'Stage5_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%Stage5_R_1 = alloca i64 1" [fft.cpp:47]   --->   Operation 64 'alloca' 'Stage5_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%Stage5_R_2 = alloca i64 1" [fft.cpp:47]   --->   Operation 65 'alloca' 'Stage5_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%Stage5_R_3 = alloca i64 1" [fft.cpp:47]   --->   Operation 66 'alloca' 'Stage5_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%Stage5_I = alloca i64 1" [fft.cpp:47]   --->   Operation 67 'alloca' 'Stage5_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%Stage5_I_1 = alloca i64 1" [fft.cpp:47]   --->   Operation 68 'alloca' 'Stage5_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 69 [1/1] (3.25ns)   --->   "%Stage5_I_2 = alloca i64 1" [fft.cpp:47]   --->   Operation 69 'alloca' 'Stage5_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 70 [1/1] (3.25ns)   --->   "%Stage5_I_3 = alloca i64 1" [fft.cpp:47]   --->   Operation 70 'alloca' 'Stage5_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%Stage6_R = alloca i64 1" [fft.cpp:48]   --->   Operation 71 'alloca' 'Stage6_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%Stage6_R_1 = alloca i64 1" [fft.cpp:48]   --->   Operation 72 'alloca' 'Stage6_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%Stage6_R_2 = alloca i64 1" [fft.cpp:48]   --->   Operation 73 'alloca' 'Stage6_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%Stage6_R_3 = alloca i64 1" [fft.cpp:48]   --->   Operation 74 'alloca' 'Stage6_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%Stage6_I = alloca i64 1" [fft.cpp:48]   --->   Operation 75 'alloca' 'Stage6_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%Stage6_I_1 = alloca i64 1" [fft.cpp:48]   --->   Operation 76 'alloca' 'Stage6_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%Stage6_I_2 = alloca i64 1" [fft.cpp:48]   --->   Operation 77 'alloca' 'Stage6_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 78 [1/1] (3.25ns)   --->   "%Stage6_I_3 = alloca i64 1" [fft.cpp:48]   --->   Operation 78 'alloca' 'Stage6_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 79 [1/1] (3.25ns)   --->   "%Stage7_R = alloca i64 1" [fft.cpp:49]   --->   Operation 79 'alloca' 'Stage7_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 80 [1/1] (3.25ns)   --->   "%Stage7_R_1 = alloca i64 1" [fft.cpp:49]   --->   Operation 80 'alloca' 'Stage7_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 81 [1/1] (3.25ns)   --->   "%Stage7_R_2 = alloca i64 1" [fft.cpp:49]   --->   Operation 81 'alloca' 'Stage7_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%Stage7_R_3 = alloca i64 1" [fft.cpp:49]   --->   Operation 82 'alloca' 'Stage7_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%Stage7_I = alloca i64 1" [fft.cpp:49]   --->   Operation 83 'alloca' 'Stage7_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 84 [1/1] (3.25ns)   --->   "%Stage7_I_1 = alloca i64 1" [fft.cpp:49]   --->   Operation 84 'alloca' 'Stage7_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 85 [1/1] (3.25ns)   --->   "%Stage7_I_2 = alloca i64 1" [fft.cpp:49]   --->   Operation 85 'alloca' 'Stage7_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%Stage7_I_3 = alloca i64 1" [fft.cpp:49]   --->   Operation 86 'alloca' 'Stage7_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%Stage8_R = alloca i64 1" [fft.cpp:50]   --->   Operation 87 'alloca' 'Stage8_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%Stage8_R_1 = alloca i64 1" [fft.cpp:50]   --->   Operation 88 'alloca' 'Stage8_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%Stage8_R_2 = alloca i64 1" [fft.cpp:50]   --->   Operation 89 'alloca' 'Stage8_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 90 [1/1] (3.25ns)   --->   "%Stage8_R_3 = alloca i64 1" [fft.cpp:50]   --->   Operation 90 'alloca' 'Stage8_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 91 [1/1] (3.25ns)   --->   "%Stage8_I = alloca i64 1" [fft.cpp:50]   --->   Operation 91 'alloca' 'Stage8_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 92 [1/1] (3.25ns)   --->   "%Stage8_I_1 = alloca i64 1" [fft.cpp:50]   --->   Operation 92 'alloca' 'Stage8_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%Stage8_I_2 = alloca i64 1" [fft.cpp:50]   --->   Operation 93 'alloca' 'Stage8_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%Stage8_I_3 = alloca i64 1" [fft.cpp:50]   --->   Operation 94 'alloca' 'Stage8_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%Stage9_R = alloca i64 1" [fft.cpp:51]   --->   Operation 95 'alloca' 'Stage9_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%Stage9_R_1 = alloca i64 1" [fft.cpp:51]   --->   Operation 96 'alloca' 'Stage9_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%Stage9_R_2 = alloca i64 1" [fft.cpp:51]   --->   Operation 97 'alloca' 'Stage9_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%Stage9_R_3 = alloca i64 1" [fft.cpp:51]   --->   Operation 98 'alloca' 'Stage9_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%Stage9_I = alloca i64 1" [fft.cpp:51]   --->   Operation 99 'alloca' 'Stage9_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%Stage9_I_1 = alloca i64 1" [fft.cpp:51]   --->   Operation 100 'alloca' 'Stage9_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%Stage9_I_2 = alloca i64 1" [fft.cpp:51]   --->   Operation 101 'alloca' 'Stage9_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (3.25ns)   --->   "%Stage9_I_3 = alloca i64 1" [fft.cpp:51]   --->   Operation 102 'alloca' 'Stage9_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_All_Loop, i32 %Stage0_I, i32 %X_R, i32 %Stage0_R, i32 %Stage0_R_1, i32 %Stage0_R_2, i32 %Stage0_R_3, i32 %X_I, i32 %Stage0_I_1, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_All_Loop, i32 %Stage0_I, i32 %X_R, i32 %Stage0_R, i32 %Stage0_R_1, i32 %Stage0_R_2, i32 %Stage0_R_3, i32 %X_I, i32 %Stage0_I_1, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop, i32 %Stage1_I_3, i32 %Stage1_I_2, i32 %Stage1_I_1, i32 %Stage1_I, i32 %Stage1_R_3, i32 %Stage1_R_2, i32 %Stage1_R_1, i32 %Stage1_R, i32 %Stage0_R, i32 %Stage0_R_1, i32 %Stage0_R_2, i32 %Stage0_R_3, i32 %Stage0_I, i32 %Stage0_I_1, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop, i32 %Stage1_I_3, i32 %Stage1_I_2, i32 %Stage1_I_1, i32 %Stage1_I, i32 %Stage1_R_3, i32 %Stage1_R_2, i32 %Stage1_R_1, i32 %Stage1_R, i32 %Stage0_R, i32 %Stage0_R_1, i32 %Stage0_R_2, i32 %Stage0_R_3, i32 %Stage0_I, i32 %Stage0_I_1, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop9, i32 %Stage2_I_3, i32 %Stage2_I_2, i32 %Stage2_I_1, i32 %Stage2_I, i32 %Stage2_R_3, i32 %Stage2_R_2, i32 %Stage2_R_1, i32 %Stage2_R, i32 %Stage1_R, i32 %Stage1_R_2, i32 %Stage1_I, i32 %Stage1_I_2, i32 %Stage1_R_1, i32 %Stage1_R_3, i32 %Stage1_I_1, i32 %Stage1_I_3"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop9, i32 %Stage2_I_3, i32 %Stage2_I_2, i32 %Stage2_I_1, i32 %Stage2_I, i32 %Stage2_R_3, i32 %Stage2_R_2, i32 %Stage2_R_1, i32 %Stage2_R, i32 %Stage1_R, i32 %Stage1_R_2, i32 %Stage1_I, i32 %Stage1_I_2, i32 %Stage1_R_1, i32 %Stage1_R_3, i32 %Stage1_I_1, i32 %Stage1_I_3"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop10, i32 %Stage3_I_3, i32 %Stage3_I_2, i32 %Stage3_I_1, i32 %Stage3_I, i32 %Stage3_R_3, i32 %Stage3_R_2, i32 %Stage3_R_1, i32 %Stage3_R, i32 %Stage2_R, i32 %Stage2_I, i32 %Stage2_R_1, i32 %Stage2_I_1, i32 %Stage2_R_2, i32 %Stage2_I_2, i32 %Stage2_R_3, i32 %Stage2_I_3"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop10, i32 %Stage3_I_3, i32 %Stage3_I_2, i32 %Stage3_I_1, i32 %Stage3_I, i32 %Stage3_R_3, i32 %Stage3_R_2, i32 %Stage3_R_1, i32 %Stage3_R, i32 %Stage2_R, i32 %Stage2_I, i32 %Stage2_R_1, i32 %Stage2_I_1, i32 %Stage2_R_2, i32 %Stage2_I_2, i32 %Stage2_R_3, i32 %Stage2_I_3"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop11, i32 %Stage4_I_3, i32 %Stage4_I_2, i32 %Stage4_I_1, i32 %Stage4_I, i32 %Stage4_R_3, i32 %Stage4_R_2, i32 %Stage4_R_1, i32 %Stage4_R, i32 %Stage3_R, i32 %Stage3_I, i32 %Stage3_R_1, i32 %Stage3_I_1, i32 %Stage3_R_2, i32 %Stage3_I_2, i32 %Stage3_R_3, i32 %Stage3_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop11, i32 %Stage4_I_3, i32 %Stage4_I_2, i32 %Stage4_I_1, i32 %Stage4_I, i32 %Stage4_R_3, i32 %Stage4_R_2, i32 %Stage4_R_1, i32 %Stage4_R, i32 %Stage3_R, i32 %Stage3_I, i32 %Stage3_R_1, i32 %Stage3_I_1, i32 %Stage3_R_2, i32 %Stage3_I_2, i32 %Stage3_R_3, i32 %Stage3_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop12, i32 %Stage5_I_3, i32 %Stage5_I_2, i32 %Stage5_I_1, i32 %Stage5_I, i32 %Stage5_R_3, i32 %Stage5_R_2, i32 %Stage5_R_1, i32 %Stage5_R, i32 %Stage4_R, i32 %Stage4_I, i32 %Stage4_R_1, i32 %Stage4_I_1, i32 %Stage4_R_2, i32 %Stage4_I_2, i32 %Stage4_R_3, i32 %Stage4_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop12, i32 %Stage5_I_3, i32 %Stage5_I_2, i32 %Stage5_I_1, i32 %Stage5_I, i32 %Stage5_R_3, i32 %Stage5_R_2, i32 %Stage5_R_1, i32 %Stage5_R, i32 %Stage4_R, i32 %Stage4_I, i32 %Stage4_R_1, i32 %Stage4_I_1, i32 %Stage4_R_2, i32 %Stage4_I_2, i32 %Stage4_R_3, i32 %Stage4_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop13, i32 %Stage6_I_3, i32 %Stage6_I_2, i32 %Stage6_I_1, i32 %Stage6_I, i32 %Stage6_R_3, i32 %Stage6_R_2, i32 %Stage6_R_1, i32 %Stage6_R, i32 %Stage5_R, i32 %Stage5_I, i32 %Stage5_R_1, i32 %Stage5_I_1, i32 %Stage5_R_2, i32 %Stage5_I_2, i32 %Stage5_R_3, i32 %Stage5_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop13, i32 %Stage6_I_3, i32 %Stage6_I_2, i32 %Stage6_I_1, i32 %Stage6_I, i32 %Stage6_R_3, i32 %Stage6_R_2, i32 %Stage6_R_1, i32 %Stage6_R, i32 %Stage5_R, i32 %Stage5_I, i32 %Stage5_R_1, i32 %Stage5_I_1, i32 %Stage5_R_2, i32 %Stage5_I_2, i32 %Stage5_R_3, i32 %Stage5_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop14, i32 %Stage7_I_3, i32 %Stage7_I_2, i32 %Stage7_I_1, i32 %Stage7_I, i32 %Stage7_R_3, i32 %Stage7_R_2, i32 %Stage7_R_1, i32 %Stage7_R, i32 %Stage6_R, i32 %Stage6_I, i32 %Stage6_R_1, i32 %Stage6_I_1, i32 %Stage6_R_2, i32 %Stage6_I_2, i32 %Stage6_R_3, i32 %Stage6_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop14, i32 %Stage7_I_3, i32 %Stage7_I_2, i32 %Stage7_I_1, i32 %Stage7_I, i32 %Stage7_R_3, i32 %Stage7_R_2, i32 %Stage7_R_1, i32 %Stage7_R, i32 %Stage6_R, i32 %Stage6_I, i32 %Stage6_R_1, i32 %Stage6_I_1, i32 %Stage6_R_2, i32 %Stage6_I_2, i32 %Stage6_R_3, i32 %Stage6_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop15, i32 %Stage8_I_3, i32 %Stage8_I_2, i32 %Stage8_I_1, i32 %Stage8_I, i32 %Stage8_R_3, i32 %Stage8_R_2, i32 %Stage8_R_1, i32 %Stage8_R, i32 %Stage7_R, i32 %Stage7_I, i32 %Stage7_R_1, i32 %Stage7_I_1, i32 %Stage7_R_2, i32 %Stage7_I_2, i32 %Stage7_R_3, i32 %Stage7_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop15, i32 %Stage8_I_3, i32 %Stage8_I_2, i32 %Stage8_I_1, i32 %Stage8_I, i32 %Stage8_R_3, i32 %Stage8_R_2, i32 %Stage8_R_1, i32 %Stage8_R, i32 %Stage7_R, i32 %Stage7_I, i32 %Stage7_R_1, i32 %Stage7_I_1, i32 %Stage7_R_2, i32 %Stage7_I_2, i32 %Stage7_R_3, i32 %Stage7_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop16, i32 %Stage9_I_3, i32 %Stage9_I_2, i32 %Stage9_I_1, i32 %Stage9_I, i32 %Stage9_R_3, i32 %Stage9_R_2, i32 %Stage9_R_1, i32 %Stage9_R, i32 %Stage8_R, i32 %Stage8_I, i32 %Stage8_R_1, i32 %Stage8_I_1, i32 %Stage8_R_2, i32 %Stage8_I_2, i32 %Stage8_R_3, i32 %Stage8_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop16, i32 %Stage9_I_3, i32 %Stage9_I_2, i32 %Stage9_I_1, i32 %Stage9_I, i32 %Stage9_R_3, i32 %Stage9_R_2, i32 %Stage9_R_1, i32 %Stage9_R, i32 %Stage8_R, i32 %Stage8_I, i32 %Stage8_R_1, i32 %Stage8_I_1, i32 %Stage8_R_2, i32 %Stage8_I_2, i32 %Stage8_R_3, i32 %Stage8_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop17, i32 %OUT_I_3, i32 %OUT_I_2, i32 %OUT_I_1, i32 %OUT_I_0, i32 %OUT_R_3, i32 %OUT_R_2, i32 %OUT_R_1, i32 %OUT_R_0, i32 %Stage9_R, i32 %Stage9_I, i32 %Stage9_R_1, i32 %Stage9_I_1, i32 %Stage9_R_2, i32 %Stage9_I_2, i32 %Stage9_R_3, i32 %Stage9_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_exec_Pipeline_DFT_Loop17, i32 %OUT_I_3, i32 %OUT_I_2, i32 %OUT_I_1, i32 %OUT_I_0, i32 %OUT_R_3, i32 %OUT_R_2, i32 %OUT_R_1, i32 %OUT_R_0, i32 %Stage9_R, i32 %Stage9_I, i32 %Stage9_R_1, i32 %Stage9_I_1, i32 %Stage9_R_2, i32 %Stage9_I_2, i32 %Stage9_R_3, i32 %Stage9_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [fft.cpp:85]   --->   Operation 125 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Stage0_R   (alloca) [ 00111000000000000000000]
Stage0_R_1 (alloca) [ 00111000000000000000000]
Stage0_R_2 (alloca) [ 00111000000000000000000]
Stage0_R_3 (alloca) [ 00111000000000000000000]
Stage0_I   (alloca) [ 00111000000000000000000]
Stage0_I_1 (alloca) [ 00111000000000000000000]
Stage0_I_2 (alloca) [ 00111000000000000000000]
Stage0_I_3 (alloca) [ 00111000000000000000000]
Stage1_R   (alloca) [ 00111110000000000000000]
Stage1_R_1 (alloca) [ 00111110000000000000000]
Stage1_R_2 (alloca) [ 00111110000000000000000]
Stage1_R_3 (alloca) [ 00111110000000000000000]
Stage1_I   (alloca) [ 00111110000000000000000]
Stage1_I_1 (alloca) [ 00111110000000000000000]
Stage1_I_2 (alloca) [ 00111110000000000000000]
Stage1_I_3 (alloca) [ 00111110000000000000000]
Stage2_R   (alloca) [ 00111111100000000000000]
Stage2_R_1 (alloca) [ 00111111100000000000000]
Stage2_R_2 (alloca) [ 00111111100000000000000]
Stage2_R_3 (alloca) [ 00111111100000000000000]
Stage2_I   (alloca) [ 00111111100000000000000]
Stage2_I_1 (alloca) [ 00111111100000000000000]
Stage2_I_2 (alloca) [ 00111111100000000000000]
Stage2_I_3 (alloca) [ 00111111100000000000000]
Stage3_R   (alloca) [ 00111111111000000000000]
Stage3_R_1 (alloca) [ 00111111111000000000000]
Stage3_R_2 (alloca) [ 00111111111000000000000]
Stage3_R_3 (alloca) [ 00111111111000000000000]
Stage3_I   (alloca) [ 00111111111000000000000]
Stage3_I_1 (alloca) [ 00111111111000000000000]
Stage3_I_2 (alloca) [ 00111111111000000000000]
Stage3_I_3 (alloca) [ 00111111111000000000000]
Stage4_R   (alloca) [ 00111111111110000000000]
Stage4_R_1 (alloca) [ 00111111111110000000000]
Stage4_R_2 (alloca) [ 00111111111110000000000]
Stage4_R_3 (alloca) [ 00111111111110000000000]
Stage4_I   (alloca) [ 00111111111110000000000]
Stage4_I_1 (alloca) [ 00111111111110000000000]
Stage4_I_2 (alloca) [ 00111111111110000000000]
Stage4_I_3 (alloca) [ 00111111111110000000000]
Stage5_R   (alloca) [ 00111111111111100000000]
Stage5_R_1 (alloca) [ 00111111111111100000000]
Stage5_R_2 (alloca) [ 00111111111111100000000]
Stage5_R_3 (alloca) [ 00111111111111100000000]
Stage5_I   (alloca) [ 00111111111111100000000]
Stage5_I_1 (alloca) [ 00111111111111100000000]
Stage5_I_2 (alloca) [ 00111111111111100000000]
Stage5_I_3 (alloca) [ 00111111111111100000000]
Stage6_R   (alloca) [ 00111111111111111000000]
Stage6_R_1 (alloca) [ 00111111111111111000000]
Stage6_R_2 (alloca) [ 00111111111111111000000]
Stage6_R_3 (alloca) [ 00111111111111111000000]
Stage6_I   (alloca) [ 00111111111111111000000]
Stage6_I_1 (alloca) [ 00111111111111111000000]
Stage6_I_2 (alloca) [ 00111111111111111000000]
Stage6_I_3 (alloca) [ 00111111111111111000000]
Stage7_R   (alloca) [ 00111111111111111110000]
Stage7_R_1 (alloca) [ 00111111111111111110000]
Stage7_R_2 (alloca) [ 00111111111111111110000]
Stage7_R_3 (alloca) [ 00111111111111111110000]
Stage7_I   (alloca) [ 00111111111111111110000]
Stage7_I_1 (alloca) [ 00111111111111111110000]
Stage7_I_2 (alloca) [ 00111111111111111110000]
Stage7_I_3 (alloca) [ 00111111111111111110000]
Stage8_R   (alloca) [ 00111111111111111111100]
Stage8_R_1 (alloca) [ 00111111111111111111100]
Stage8_R_2 (alloca) [ 00111111111111111111100]
Stage8_R_3 (alloca) [ 00111111111111111111100]
Stage8_I   (alloca) [ 00111111111111111111100]
Stage8_I_1 (alloca) [ 00111111111111111111100]
Stage8_I_2 (alloca) [ 00111111111111111111100]
Stage8_I_3 (alloca) [ 00111111111111111111100]
Stage9_R   (alloca) [ 00111111111111111111111]
Stage9_R_1 (alloca) [ 00111111111111111111111]
Stage9_R_2 (alloca) [ 00111111111111111111111]
Stage9_R_3 (alloca) [ 00111111111111111111111]
Stage9_I   (alloca) [ 00111111111111111111111]
Stage9_I_1 (alloca) [ 00111111111111111111111]
Stage9_I_2 (alloca) [ 00111111111111111111111]
Stage9_I_3 (alloca) [ 00111111111111111111111]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
call_ln0   (call  ) [ 00000000000000000000000]
ret_ln85   (ret   ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_R_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_R_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_R_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_I_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_I_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_I_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_I_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_real">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="W_imag">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_All_Loop"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_exec_Pipeline_DFT_Loop17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="Stage0_R_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="Stage0_R_1_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="Stage0_R_2_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="Stage0_R_3_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="Stage0_I_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="Stage0_I_1_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Stage0_I_2_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="Stage0_I_3_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Stage1_R_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Stage1_R_1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Stage1_R_2_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Stage1_R_3_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Stage1_I_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="Stage1_I_1_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Stage1_I_2_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="Stage1_I_3_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Stage2_R_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Stage2_R_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Stage2_R_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Stage2_R_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Stage2_I_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Stage2_I_1_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Stage2_I_2_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Stage2_I_3_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Stage3_R_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Stage3_R_1_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Stage3_R_2_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Stage3_R_3_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="Stage3_I_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Stage3_I_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="Stage3_I_2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="Stage3_I_3_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Stage4_R_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Stage4_R_1_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="Stage4_R_2_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Stage4_R_3_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Stage4_I_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Stage4_I_1_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="Stage4_I_2_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Stage4_I_3_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="Stage5_R_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Stage5_R_1_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="Stage5_R_2_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="Stage5_R_3_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Stage5_I_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Stage5_I_1_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="Stage5_I_2_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="Stage5_I_3_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="Stage6_R_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="Stage6_R_1_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="Stage6_R_2_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="Stage6_R_3_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Stage6_I_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="Stage6_I_1_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="Stage6_I_2_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="Stage6_I_3_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I_3/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="Stage7_R_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="Stage7_R_1_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Stage7_R_2_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="Stage7_R_3_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Stage7_I_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="Stage7_I_1_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="Stage7_I_2_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I_2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="Stage7_I_3_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I_3/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="Stage8_R_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="Stage8_R_1_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="Stage8_R_2_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="Stage8_R_3_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R_3/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="Stage8_I_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="Stage8_I_1_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="Stage8_I_2_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="Stage8_I_3_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="Stage9_R_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="Stage9_R_1_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="Stage9_R_2_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_2/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="Stage9_R_3_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="Stage9_I_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="Stage9_I_1_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="Stage9_I_2_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_2/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="Stage9_I_3_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_3/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fft_exec_Pipeline_All_Loop_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="0" index="3" bw="32" slack="0"/>
<pin id="373" dir="0" index="4" bw="32" slack="0"/>
<pin id="374" dir="0" index="5" bw="32" slack="0"/>
<pin id="375" dir="0" index="6" bw="32" slack="0"/>
<pin id="376" dir="0" index="7" bw="32" slack="0"/>
<pin id="377" dir="0" index="8" bw="32" slack="0"/>
<pin id="378" dir="0" index="9" bw="32" slack="0"/>
<pin id="379" dir="0" index="10" bw="32" slack="0"/>
<pin id="380" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="410" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop9_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="430" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop10_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="450" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop11_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="17" bw="32" slack="0"/>
<pin id="471" dir="0" index="18" bw="32" slack="0"/>
<pin id="472" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="17" bw="32" slack="0"/>
<pin id="495" dir="0" index="18" bw="32" slack="0"/>
<pin id="496" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop13_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="0" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="17" bw="32" slack="0"/>
<pin id="519" dir="0" index="18" bw="32" slack="0"/>
<pin id="520" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop14_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="0" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="537" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="17" bw="32" slack="0"/>
<pin id="543" dir="0" index="18" bw="32" slack="0"/>
<pin id="544" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop15_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="0" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="555" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="560" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="564" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="17" bw="32" slack="0"/>
<pin id="567" dir="0" index="18" bw="32" slack="0"/>
<pin id="568" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop16_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="576" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="17" bw="32" slack="0"/>
<pin id="591" dir="0" index="18" bw="32" slack="0"/>
<pin id="592" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fft_exec_Pipeline_DFT_Loop17_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="0" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="0" index="2" bw="32" slack="0"/>
<pin id="600" dir="0" index="3" bw="32" slack="0"/>
<pin id="601" dir="0" index="4" bw="32" slack="0"/>
<pin id="602" dir="0" index="5" bw="32" slack="0"/>
<pin id="603" dir="0" index="6" bw="32" slack="0"/>
<pin id="604" dir="0" index="7" bw="32" slack="0"/>
<pin id="605" dir="0" index="8" bw="32" slack="0"/>
<pin id="606" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="17" bw="32" slack="0"/>
<pin id="615" dir="0" index="18" bw="32" slack="0"/>
<pin id="616" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="631" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R/7 t_R_s/7 t_R_s/7 t_R_3/7 t_R_4/7 t_R_5/7 t_R_6/7 t_R_7/7 t_R_8/7 t_R_9/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="635" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I/7 t_I_s/7 t_I_s/7 t_I_3/7 t_I_4/7 t_I_5/7 t_I_6/7 t_I_7/7 t_I_8/7 t_I_9/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="638" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="639" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_s/7 t_R_1_1/7 t_R_2_1/7 t_R_3_1/7 t_R_4_1/7 t_R_5_1/7 t_R_6_1/7 t_R_7_1/7 t_R_8_1/7 t_R_9_1/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="643" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_s/7 t_I_1_1/7 t_I_2_1/7 t_I_3_1/7 t_I_4_1/7 t_I_5_1/7 t_I_6_1/7 t_I_7_1/7 t_I_8_1/7 t_I_9_1/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="647" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_1/7 t_R_1_2/7 t_R_2_2/7 t_R_3_2/7 t_R_4_2/7 t_R_5_2/7 t_R_6_2/7 t_R_7_2/7 t_R_8_2/7 t_R_9_2/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="651" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_1/7 t_I_1_2/7 t_I_2_2/7 t_I_3_2/7 t_I_4_2/7 t_I_5_2/7 t_I_6_2/7 t_I_7_2/7 t_I_8_2/7 t_I_9_2/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="655" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_2/7 t_R_1_3/8 t_R_2_3/7 t_R_3_3/7 t_R_4_3/7 t_R_5_3/7 t_R_6_3/7 t_R_7_3/7 t_R_8_3/7 t_R_9_3/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="659" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_2/7 t_I_1_3/8 t_I_2_3/7 t_I_3_3/7 t_I_4_3/7 t_I_5_3/7 t_I_6_3/7 t_I_7_3/7 t_I_8_3/7 t_I_9_3/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="662" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="663" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i/12 sub27_i1/12 sub27_i2/12 sub27_i3/12 sub27_i4/12 sub27_i5/12 sub27_i6/12 sub27_i7/12 sub27_i8/12 sub27_i9/12 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="666" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="667" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i/12 sub30_i1/12 sub30_i2/12 sub30_i3/12 sub30_i4/12 sub30_i5/12 sub30_i6/12 sub30_i7/12 sub30_i8/12 sub30_i9/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="670" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="671" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i/12 add33_i1/12 add33_i2/12 add33_i3/12 add33_i4/12 add33_i5/12 add33_i6/12 add33_i7/12 add33_i8/12 add33_i9/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="674" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="675" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i/12 add36_i1/12 add36_i2/12 add36_i3/12 add36_i4/12 add36_i5/12 add36_i6/12 add36_i7/12 add36_i8/12 add36_i9/12 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="679" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_1/12 sub27_i1_1/12 sub27_i2_1/12 sub27_i3_1/12 sub27_i4_1/12 sub27_i5_1/12 sub27_i6_1/12 sub27_i7_1/12 sub27_i8_1/12 sub27_i9_1/12 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="683" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_1/12 sub30_i1_1/12 sub30_i2_1/12 sub30_i3_1/12 sub30_i4_1/12 sub30_i5_1/12 sub30_i6_1/12 sub30_i7_1/12 sub30_i8_1/12 sub30_i9_1/12 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="687" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_1/12 add33_i1_1/12 add33_i2_1/12 add33_i3_1/12 add33_i4_1/12 add33_i5_1/12 add33_i6_1/12 add33_i7_1/12 add33_i8_1/12 add33_i9_1/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="690" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="691" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_1/12 add36_i1_1/12 add36_i2_1/12 add36_i3_1/12 add36_i4_1/12 add36_i5_1/12 add36_i6_1/12 add36_i7_1/12 add36_i8_1/12 add36_i9_1/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="694" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="695" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_2/12 sub27_i1_2/12 sub27_i2_2/12 sub27_i3_2/12 sub27_i4_2/12 sub27_i5_2/12 sub27_i6_2/12 sub27_i7_2/12 sub27_i8_2/12 sub27_i9_2/12 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="699" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_2/12 sub30_i1_2/12 sub30_i2_2/12 sub30_i3_2/12 sub30_i4_2/12 sub30_i5_2/12 sub30_i6_2/12 sub30_i7_2/12 sub30_i8_2/12 sub30_i9_2/12 "/>
</bind>
</comp>

<comp id="700" class="1004" name="grp_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="703" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_2/12 add33_i1_2/12 add33_i2_2/12 add33_i3_2/12 add33_i4_2/12 add33_i5_2/12 add33_i6_2/12 add33_i7_2/12 add33_i8_2/12 add33_i9_2/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="707" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_2/12 add36_i1_2/12 add36_i2_2/12 add36_i3_2/12 add36_i4_2/12 add36_i5_2/12 add36_i6_2/12 add36_i7_2/12 add36_i8_2/12 add36_i9_2/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="711" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_3/12 sub27_i1_3/13 sub27_i2_3/12 sub27_i3_3/12 sub27_i4_3/12 sub27_i5_3/12 sub27_i6_3/12 sub27_i7_3/12 sub27_i8_3/12 sub27_i9_3/12 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="714" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="715" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_3/12 sub30_i1_3/13 sub30_i2_3/12 sub30_i3_3/12 sub30_i4_3/12 sub30_i5_3/12 sub30_i6_3/12 sub30_i7_3/12 sub30_i8_3/12 sub30_i9_3/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="719" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_3/12 add33_i1_3/13 add33_i2_3/12 add33_i3_3/12 add33_i4_3/12 add33_i5_3/12 add33_i6_3/12 add33_i7_3/12 add33_i8_3/12 add33_i9_3/12 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="723" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_3/12 add36_i1_3/13 add36_i2_3/12 add36_i3_3/12 add36_i4_3/12 add36_i5_3/12 add36_i6_3/12 add36_i7_3/12 add36_i8_3/12 add36_i9_3/12 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="726" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="727" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i/3 mul23_i1/3 mul23_i2/3 mul22_i2/3 mul22_i3/3 mul22_i4/3 mul22_i5/3 mul22_i6/3 mul22_i7/3 mul22_i8/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="731" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i/3 mul25_i1/3 mul25_i2/3 mul23_i3/3 mul23_i4/3 mul23_i5/3 mul23_i6/3 mul23_i7/3 mul23_i8/3 mul23_i9/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="735" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_1/3 mul22_i_1/3 mul22_i1_1/3 mul24_i2/3 mul24_i3/3 mul24_i4/3 mul24_i5/3 mul24_i6/3 mul24_i7/3 mul24_i8/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="739" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_1/3 mul24_i_1/3 mul23_i2_1/3 mul25_i3/3 mul25_i4/3 mul25_i5/3 mul25_i6/3 mul25_i7/3 mul25_i8/3 mul25_i9/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="743" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_2/3 mul23_i1_2/3 mul24_i1_1/3 mul22_i2_1/3 mul22_i3_1/3 mul22_i4_1/3 mul22_i5_1/3 mul22_i6_1/3 mul22_i7_1/3 mul22_i8_1/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="grp_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="746" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="747" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_2/3 mul25_i1_2/3 mul25_i2_1/3 mul23_i3_1/3 mul23_i4_1/3 mul23_i5_1/3 mul23_i6_1/3 mul23_i7_1/3 mul23_i8_1/3 mul23_i9_1/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="grp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="750" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="751" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_3/3 mul22_i_3/4 mul22_i1_2/3 mul24_i2_1/3 mul24_i3_1/3 mul24_i4_1/3 mul24_i5_1/3 mul24_i6_1/3 mul24_i7_1/3 mul24_i8_1/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="755" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_3/3 mul24_i_3/4 mul24_i1_2/3 mul25_i3_1/3 mul25_i4_1/3 mul25_i5_1/3 mul25_i6_1/3 mul25_i7_1/3 mul25_i8_1/3 mul25_i9_1/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="759" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i1_3/3 mul22_i2_2/3 mul22_i3_2/3 mul22_i4_2/3 mul22_i5_2/3 mul22_i6_2/3 mul22_i7_2/3 mul22_i8_2/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="grp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="763" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i2_3/3 mul23_i3_2/3 mul23_i4_2/3 mul23_i5_2/3 mul23_i6_2/3 mul23_i7_2/3 mul23_i8_2/3 mul23_i9_2/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="766" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="767" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i2_2/3 mul24_i3_2/3 mul24_i4_2/3 mul24_i5_2/3 mul24_i6_2/3 mul24_i7_2/3 mul24_i8_2/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="771" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i3_2/3 mul25_i4_2/3 mul25_i5_2/3 mul25_i6_2/3 mul25_i7_2/3 mul25_i8_2/3 mul25_i9_2/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="775" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i2_3/3 mul22_i3_3/3 mul22_i4_3/3 mul22_i5_3/3 mul22_i6_3/3 mul22_i7_3/3 mul22_i8_3/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="779" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i3_3/3 mul23_i4_3/3 mul23_i5_3/3 mul23_i6_3/3 mul23_i7_3/3 mul23_i8_3/3 mul23_i9_3/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="783" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i2_3/3 mul24_i3_3/3 mul24_i4_3/3 mul24_i5_3/3 mul24_i6_3/3 mul24_i7_3/3 mul24_i8_3/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="787" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i3_3/3 mul25_i4_3/3 mul25_i5_3/3 mul25_i6_3/3 mul25_i7_3/3 mul25_i8_3/3 mul25_i9_3/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="381"><net_src comp="26" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="382"><net_src comp="64" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="384"><net_src comp="48" pin="1"/><net_sink comp="368" pin=3"/></net>

<net id="385"><net_src comp="52" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="386"><net_src comp="56" pin="1"/><net_sink comp="368" pin=5"/></net>

<net id="387"><net_src comp="60" pin="1"/><net_sink comp="368" pin=6"/></net>

<net id="388"><net_src comp="2" pin="0"/><net_sink comp="368" pin=7"/></net>

<net id="389"><net_src comp="68" pin="1"/><net_sink comp="368" pin=8"/></net>

<net id="390"><net_src comp="72" pin="1"/><net_sink comp="368" pin=9"/></net>

<net id="391"><net_src comp="76" pin="1"/><net_sink comp="368" pin=10"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="473"><net_src comp="34" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="474"><net_src comp="20" pin="0"/><net_sink comp="452" pin=17"/></net>

<net id="475"><net_src comp="22" pin="0"/><net_sink comp="452" pin=18"/></net>

<net id="497"><net_src comp="36" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="498"><net_src comp="20" pin="0"/><net_sink comp="476" pin=17"/></net>

<net id="499"><net_src comp="22" pin="0"/><net_sink comp="476" pin=18"/></net>

<net id="521"><net_src comp="38" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="522"><net_src comp="20" pin="0"/><net_sink comp="500" pin=17"/></net>

<net id="523"><net_src comp="22" pin="0"/><net_sink comp="500" pin=18"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="546"><net_src comp="20" pin="0"/><net_sink comp="524" pin=17"/></net>

<net id="547"><net_src comp="22" pin="0"/><net_sink comp="524" pin=18"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="570"><net_src comp="20" pin="0"/><net_sink comp="548" pin=17"/></net>

<net id="571"><net_src comp="22" pin="0"/><net_sink comp="548" pin=18"/></net>

<net id="593"><net_src comp="44" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="594"><net_src comp="20" pin="0"/><net_sink comp="572" pin=17"/></net>

<net id="595"><net_src comp="22" pin="0"/><net_sink comp="572" pin=18"/></net>

<net id="617"><net_src comp="46" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="618"><net_src comp="18" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="619"><net_src comp="16" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="620"><net_src comp="14" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="621"><net_src comp="12" pin="0"/><net_sink comp="596" pin=4"/></net>

<net id="622"><net_src comp="10" pin="0"/><net_sink comp="596" pin=5"/></net>

<net id="623"><net_src comp="8" pin="0"/><net_sink comp="596" pin=6"/></net>

<net id="624"><net_src comp="6" pin="0"/><net_sink comp="596" pin=7"/></net>

<net id="625"><net_src comp="4" pin="0"/><net_sink comp="596" pin=8"/></net>

<net id="626"><net_src comp="20" pin="0"/><net_sink comp="596" pin=17"/></net>

<net id="627"><net_src comp="22" pin="0"/><net_sink comp="596" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_0 | {21 22 }
	Port: OUT_R_1 | {21 22 }
	Port: OUT_R_2 | {21 22 }
	Port: OUT_R_3 | {21 22 }
	Port: OUT_I_0 | {21 22 }
	Port: OUT_I_1 | {21 22 }
	Port: OUT_I_2 | {21 22 }
	Port: OUT_I_3 | {21 22 }
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: fft_exec : X_R | {1 2 }
	Port: fft_exec : X_I | {1 2 }
	Port: fft_exec : W_real | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fft_exec : W_imag | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |  grp_fft_exec_Pipeline_All_Loop_fu_368  |    0    |  3.176  |    41   |    41   |
|          |  grp_fft_exec_Pipeline_DFT_Loop_fu_392  |    72   |  25.408 |   7867  |  12096  |
|          |  grp_fft_exec_Pipeline_DFT_Loop9_fu_412 |    72   |  31.76  |   8332  |  12300  |
|          | grp_fft_exec_Pipeline_DFT_Loop10_fu_432 |    78   |  28.584 |   8761  |  12898  |
|          | grp_fft_exec_Pipeline_DFT_Loop11_fu_452 |    96   |  38.112 |  10011  |  14843  |
|   call   | grp_fft_exec_Pipeline_DFT_Loop12_fu_476 |    96   |  38.112 |  10011  |  14843  |
|          | grp_fft_exec_Pipeline_DFT_Loop13_fu_500 |    96   |  38.112 |  10011  |  14843  |
|          | grp_fft_exec_Pipeline_DFT_Loop14_fu_524 |    96   |  38.112 |  10011  |  14843  |
|          | grp_fft_exec_Pipeline_DFT_Loop15_fu_548 |    96   |  38.112 |  10011  |  14843  |
|          | grp_fft_exec_Pipeline_DFT_Loop16_fu_572 |    96   |  38.112 |  10011  |  14843  |
|          | grp_fft_exec_Pipeline_DFT_Loop17_fu_596 |    96   |  38.112 |   9738  |  14744  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_628               |    2    |    0    |   205   |   390   |
|          |                grp_fu_632               |    2    |    0    |   205   |   390   |
|          |                grp_fu_636               |    2    |    0    |   205   |   390   |
|          |                grp_fu_640               |    2    |    0    |   205   |   390   |
|          |                grp_fu_644               |    2    |    0    |   205   |   390   |
|          |                grp_fu_648               |    2    |    0    |   205   |   390   |
|          |                grp_fu_652               |    2    |    0    |   205   |   390   |
|          |                grp_fu_656               |    2    |    0    |   205   |   390   |
|          |                grp_fu_660               |    2    |    0    |   205   |   390   |
|          |                grp_fu_664               |    2    |    0    |   205   |   390   |
|          |                grp_fu_668               |    2    |    0    |   205   |   390   |
|   fadd   |                grp_fu_672               |    2    |    0    |   205   |   390   |
|          |                grp_fu_676               |    2    |    0    |   205   |   390   |
|          |                grp_fu_680               |    2    |    0    |   205   |   390   |
|          |                grp_fu_684               |    2    |    0    |   205   |   390   |
|          |                grp_fu_688               |    2    |    0    |   205   |   390   |
|          |                grp_fu_692               |    2    |    0    |   205   |   390   |
|          |                grp_fu_696               |    2    |    0    |   205   |   390   |
|          |                grp_fu_700               |    2    |    0    |   205   |   390   |
|          |                grp_fu_704               |    2    |    0    |   205   |   390   |
|          |                grp_fu_708               |    2    |    0    |   205   |   390   |
|          |                grp_fu_712               |    2    |    0    |   205   |   390   |
|          |                grp_fu_716               |    2    |    0    |   205   |   390   |
|          |                grp_fu_720               |    2    |    0    |   205   |   390   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_724               |    3    |    0    |   143   |   321   |
|          |                grp_fu_728               |    3    |    0    |   143   |   321   |
|          |                grp_fu_732               |    3    |    0    |   143   |   321   |
|          |                grp_fu_736               |    3    |    0    |   143   |   321   |
|          |                grp_fu_740               |    3    |    0    |   143   |   321   |
|          |                grp_fu_744               |    3    |    0    |   143   |   321   |
|          |                grp_fu_748               |    3    |    0    |   143   |   321   |
|   fmul   |                grp_fu_752               |    3    |    0    |   143   |   321   |
|          |                grp_fu_756               |    3    |    0    |   143   |   321   |
|          |                grp_fu_760               |    3    |    0    |   143   |   321   |
|          |                grp_fu_764               |    3    |    0    |   143   |   321   |
|          |                grp_fu_768               |    3    |    0    |   143   |   321   |
|          |                grp_fu_772               |    3    |    0    |   143   |   321   |
|          |                grp_fu_776               |    3    |    0    |   143   |   321   |
|          |                grp_fu_780               |    3    |    0    |   143   |   321   |
|          |                grp_fu_784               |    3    |    0    |   143   |   321   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |   990   | 355.712 |  102013 |  155633 |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| Stage0_I |    2   |    0   |    0   |    0   |
|Stage0_I_1|    2   |    0   |    0   |    0   |
|Stage0_I_2|    2   |    0   |    0   |    0   |
|Stage0_I_3|    2   |    0   |    0   |    0   |
| Stage0_R |    2   |    0   |    0   |    0   |
|Stage0_R_1|    2   |    0   |    0   |    0   |
|Stage0_R_2|    2   |    0   |    0   |    0   |
|Stage0_R_3|    2   |    0   |    0   |    0   |
| Stage1_I |    2   |    0   |    0   |    0   |
|Stage1_I_1|    2   |    0   |    0   |    0   |
|Stage1_I_2|    2   |    0   |    0   |    0   |
|Stage1_I_3|    2   |    0   |    0   |    0   |
| Stage1_R |    2   |    0   |    0   |    0   |
|Stage1_R_1|    2   |    0   |    0   |    0   |
|Stage1_R_2|    2   |    0   |    0   |    0   |
|Stage1_R_3|    2   |    0   |    0   |    0   |
| Stage2_I |    2   |    0   |    0   |    0   |
|Stage2_I_1|    2   |    0   |    0   |    0   |
|Stage2_I_2|    2   |    0   |    0   |    0   |
|Stage2_I_3|    2   |    0   |    0   |    0   |
| Stage2_R |    2   |    0   |    0   |    0   |
|Stage2_R_1|    2   |    0   |    0   |    0   |
|Stage2_R_2|    2   |    0   |    0   |    0   |
|Stage2_R_3|    2   |    0   |    0   |    0   |
| Stage3_I |    2   |    0   |    0   |    0   |
|Stage3_I_1|    2   |    0   |    0   |    0   |
|Stage3_I_2|    2   |    0   |    0   |    0   |
|Stage3_I_3|    2   |    0   |    0   |    0   |
| Stage3_R |    2   |    0   |    0   |    0   |
|Stage3_R_1|    2   |    0   |    0   |    0   |
|Stage3_R_2|    2   |    0   |    0   |    0   |
|Stage3_R_3|    2   |    0   |    0   |    0   |
| Stage4_I |    2   |    0   |    0   |    0   |
|Stage4_I_1|    2   |    0   |    0   |    0   |
|Stage4_I_2|    2   |    0   |    0   |    0   |
|Stage4_I_3|    2   |    0   |    0   |    0   |
| Stage4_R |    2   |    0   |    0   |    0   |
|Stage4_R_1|    2   |    0   |    0   |    0   |
|Stage4_R_2|    2   |    0   |    0   |    0   |
|Stage4_R_3|    2   |    0   |    0   |    0   |
| Stage5_I |    2   |    0   |    0   |    0   |
|Stage5_I_1|    2   |    0   |    0   |    0   |
|Stage5_I_2|    2   |    0   |    0   |    0   |
|Stage5_I_3|    2   |    0   |    0   |    0   |
| Stage5_R |    2   |    0   |    0   |    0   |
|Stage5_R_1|    2   |    0   |    0   |    0   |
|Stage5_R_2|    2   |    0   |    0   |    0   |
|Stage5_R_3|    2   |    0   |    0   |    0   |
| Stage6_I |    2   |    0   |    0   |    0   |
|Stage6_I_1|    2   |    0   |    0   |    0   |
|Stage6_I_2|    2   |    0   |    0   |    0   |
|Stage6_I_3|    2   |    0   |    0   |    0   |
| Stage6_R |    2   |    0   |    0   |    0   |
|Stage6_R_1|    2   |    0   |    0   |    0   |
|Stage6_R_2|    2   |    0   |    0   |    0   |
|Stage6_R_3|    2   |    0   |    0   |    0   |
| Stage7_I |    2   |    0   |    0   |    0   |
|Stage7_I_1|    2   |    0   |    0   |    0   |
|Stage7_I_2|    2   |    0   |    0   |    0   |
|Stage7_I_3|    2   |    0   |    0   |    0   |
| Stage7_R |    2   |    0   |    0   |    0   |
|Stage7_R_1|    2   |    0   |    0   |    0   |
|Stage7_R_2|    2   |    0   |    0   |    0   |
|Stage7_R_3|    2   |    0   |    0   |    0   |
| Stage8_I |    2   |    0   |    0   |    0   |
|Stage8_I_1|    2   |    0   |    0   |    0   |
|Stage8_I_2|    2   |    0   |    0   |    0   |
|Stage8_I_3|    2   |    0   |    0   |    0   |
| Stage8_R |    2   |    0   |    0   |    0   |
|Stage8_R_1|    2   |    0   |    0   |    0   |
|Stage8_R_2|    2   |    0   |    0   |    0   |
|Stage8_R_3|    2   |    0   |    0   |    0   |
| Stage9_I |    2   |    0   |    0   |    0   |
|Stage9_I_1|    2   |    0   |    0   |    0   |
|Stage9_I_2|    2   |    0   |    0   |    0   |
|Stage9_I_3|    2   |    0   |    0   |    0   |
| Stage9_R |    2   |    0   |    0   |    0   |
|Stage9_R_1|    2   |    0   |    0   |    0   |
|Stage9_R_2|    2   |    0   |    0   |    0   |
|Stage9_R_3|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   160  |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   990  |   355  | 102013 | 155633 |    -   |
|   Memory  |   160  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   160  |   990  |   355  | 102013 | 155633 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
