
*** Running vivado
    with args -log uc_system_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uc_system_auto_pc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uc_system_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 328.719 ; gain = 88.891
INFO: [Synth 8-638] synthesizing module 'uc_system_auto_pc_0' [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/synth/uc_system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (1#1) [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'uc_system_auto_pc_0' (2#1) [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/synth/uc_system_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 473.648 ; gain = 233.820
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 473.648 ; gain = 233.820
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 623.043 ; gain = 1.129
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 623.043 ; gain = 383.215
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 623.043 ; gain = 383.215
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 623.043 ; gain = 383.215
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 623.043 ; gain = 383.215
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 623.043 ; gain = 383.215
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 674.469 ; gain = 434.641
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 674.547 ; gain = 434.719
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 684.734 ; gain = 444.906
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 684.734 ; gain = 444.906
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 684.734 ; gain = 444.906
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 684.734 ; gain = 444.906
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 684.734 ; gain = 444.906
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 684.734 ; gain = 444.906
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 684.734 ; gain = 444.906

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 684.734 ; gain = 444.906
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:32 . Memory (MB): peak = 705.469 ; gain = 472.426
