--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.63c
--  \   \         Application: netgen
--  /   /         Filename: sign32div16.vhd
-- /___/   /\     Timestamp: Mon Apr 18 17:13:07 2011
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl ./tmp/_cg\sign32div16.ngc ./tmp/_cg\sign32div16.vhd 
-- Device	: 5vlx30tff665-1
-- Input file	: ./tmp/_cg/sign32div16.ngc
-- Output file	: ./tmp/_cg/sign32div16.vhd
-- # of Entities	: 1
-- Design Name	: sign32div16
-- Xilinx	: C:\Xilinx\12.2\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity sign32div16 is
  port (
    rfd : out STD_LOGIC; 
    rdy : out STD_LOGIC; 
    nd : in STD_LOGIC := 'X'; 
    clk : in STD_LOGIC := 'X'; 
    dividend : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    quotient : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    divisor : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end sign32div16;

architecture STRUCTURE of sign32div16 is
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_25_2150 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_2_2149 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_1_2147 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_0_2146 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_nd_d1_2145 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_1_2144 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_2_2143 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_0_2142 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_3_2141 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_4_2140 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_2139 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_0_2138 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_1_2137 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_3_2136 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_4_2135 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_2_2134 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_5_2133 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_6_2132 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_8_2131 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_9_2130 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_7_2129 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_10_2128 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_11_2127 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_13_2126 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_14_2125 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_12_2124 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_16_2123 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_17_2122 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_15_2121 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_19_2120 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_20_2119 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_18_2118 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_21_2117 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_22_2116 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_24_2115 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_25_2114 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_23_2113 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_27_2112 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_28_2111 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_26_2110 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2109 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2108 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_29_2107 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2106 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2105 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2104 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2103 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2102 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2101 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2100 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2099 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2098 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2097 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2096 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2095 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2094 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2093 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2092 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2091 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2090 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2089 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2088 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2087 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2086 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2085 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2084 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2083 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2082 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2081 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2080 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2079 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2078 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2077 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2076 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2075 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2074 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2073 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2072 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2071 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2070 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2069 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2068 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2067 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2066 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2065 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2064 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2063 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2062 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_0_2061 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_1_2060 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2059 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_3_2058 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_4_2057 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_2_2056 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_6_2055 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_7_2054 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_5_2053 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_8_2052 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_9_2051 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_11_2050 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_12_2049 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_10_2048 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_13_2047 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_14_2046 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_16_2045 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_17_2044 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_15_2043 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_18_2042 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_Mshreg_opt_has_pipe_pipe_3_2041 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_1_2040 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_2_2039 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_0_2038 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_4_2037 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_5_2036 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_3_2035 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_6_2034 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_7_2033 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_5_2032 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_9_2031 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_10_2030 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_8_2029 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_12_2028 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_13_2027 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_11_2026 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_14_2025 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_15_2024 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_12_2023 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_13_2022 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_11_2021 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_15_2020 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_16_2019 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_14_2018 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_opt_has_pipe_pipe_9_2017 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_Mshreg_opt_has_pipe_pipe_19_2016 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_RTL_delay_1_0_2015 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_Mshreg_RTL_delay_1_2014 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_Mshreg_RTL_delay_4_2013 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_0_2012 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_2_2011 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_3_2010 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_1_2009 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_4_2008 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_5_2007 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_7_2006 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_8_2005 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_6_2004 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_10_2003 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_11_2002 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_9_2001 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_13_2000 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_14_1999 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_12_1998 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_15_1997 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_16_1996 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_18_1995 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_19_1994 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_17_1993 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_21_1992 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_22_1991 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_20_1990 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_24_1989 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_25_1988 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_23_1987 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_26_1986 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_27_1985 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_29_1984 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_30_1983 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_28_1982 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_1981 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_31_1980 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_opt_has_pipe_pipe_3_1979 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_opt_has_pipe_pipe_4_1978 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_pipe_3_1963 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_2_bdd0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_pipe_9_1865 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_pipe_4_1864 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_subtract : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_32_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_47_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_32_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_33_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_34_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_34_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_35_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_35_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_36_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_36_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_37_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_37_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_38_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_38_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_39_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_39_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_40_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_40_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_41_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_41_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_42_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_42_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_43_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_43_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_44_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_44_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_45_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_45_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_46_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_47_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_47_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_48_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_48_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_49_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_49_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_50_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_50_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_51_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_51_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_52_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_52_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_53_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_53_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_54_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_54_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_55_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_55_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_56_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_56_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_57_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_57_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_58_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_58_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_59_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_59_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_60_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_60_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_61_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_61_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_62_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_62_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_63_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_63_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_64_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_64_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_65_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_65_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_66_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_66_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_67_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_67_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_68_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_68_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_69_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_69_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_70_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_70_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_71_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_71_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_72_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_72_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_73_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_73_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_74_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_74_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_75_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_75_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_76_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_76_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_77_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_77_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_78_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_78_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_79_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_79_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_80_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_80_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_81_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_81_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_82_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_82_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_83_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_83_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_84_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_84_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_85_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_85_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_86_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_86_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_87_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_87_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_88_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_88_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_89_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_89_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_90_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_90_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_91_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_91_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_92_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_92_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_93_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_93_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_94_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_32_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_33_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_34_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_34_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_35_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_35_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_36_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_36_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_37_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_37_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_38_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_38_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_39_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_39_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_40_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_40_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_41_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_41_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_42_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_42_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_43_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_43_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_44_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_44_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_45_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_45_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_32_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_33_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_opt_has_pipe_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_sign_op_584 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_RTL_delay_4_583 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_0_GND_193_o_MUX_136_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_1_GND_193_o_MUX_135_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_2_GND_193_o_MUX_134_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_3_GND_193_o_MUX_133_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_4_GND_193_o_MUX_132_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_5_GND_193_o_MUX_131_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_6_GND_193_o_MUX_130_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_7_GND_193_o_MUX_129_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_8_GND_193_o_MUX_128_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_9_GND_193_o_MUX_127_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_10_GND_193_o_MUX_126_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_11_GND_193_o_MUX_125_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_12_GND_193_o_MUX_124_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_13_GND_193_o_MUX_123_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_14_GND_193_o_MUX_94_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_carry_rnd2 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX_rt_490 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_round_rnd1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_A_Z_DET_RTL_delay_0_0_462 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_all_bits_zero_del : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_0_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_rt_427 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_op_b : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_op_a : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_int : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_b : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_a : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_new_data : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_opt_has_pipe_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux : STD_LOGIC; 
  signal BU2_N1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_opt_has_pipe_pipe_19_85 : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_25_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_nd_d1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_16_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_17_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_19_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_20_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_18_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_21_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_22_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_24_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_25_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_23_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_27_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_28_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_26_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_29_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_16_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_17_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_18_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_Mshreg_opt_has_pipe_pipe_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_16_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_opt_has_pipe_pipe_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_Mshreg_opt_has_pipe_pipe_19_Q31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_RTL_delay_1_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_Mshreg_RTL_delay_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_Mshreg_RTL_delay_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_16_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_18_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_19_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_17_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_21_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_22_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_20_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_24_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_25_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_23_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_26_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_27_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_29_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_30_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_28_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_31_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_opt_has_pipe_pipe_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_opt_has_pipe_pipe_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal dividend_2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal divisor_3 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal quotient_4 : STD_LOGIC_VECTOR ( 31 downto 19 ); 
  signal NlwRenamedSig_OI_quotient : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_pre_del_offset : STD_LOGIC_VECTOR ( 16 downto 16 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3 : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom : STD_LOGIC_VECTOR2 ( 2 downto 0 , 16 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave : STD_LOGIC_VECTOR2 ( 2 downto 0 , 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed : STD_LOGIC_VECTOR ( 33 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc : STD_LOGIC_VECTOR2 ( 2 downto 0 , 47 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom : STD_LOGIC_VECTOR2 ( 2 downto 0 , 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digit_mux : STD_LOGIC_VECTOR2 ( 1 downto 1 , 15 downto 14 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 14 downto 13 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_pp_digit_mux : STD_LOGIC_VECTOR ( 14 downto 13 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel : STD_LOGIC_VECTOR2 ( 0 downto 0 , 6 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout2 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_Madd_EXP_OUT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_carry : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_a_ip : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_2_CC_carry : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0 : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0 : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry : STD_LOGIC_VECTOR ( 16 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2 : STD_LOGIC_VECTOR ( 16 downto 11 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom : STD_LOGIC_VECTOR ( 16 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_opmode : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2 : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit : STD_LOGIC_VECTOR ( 15 downto 0 ); 
begin
  dividend_2(31) <= dividend(31);
  dividend_2(30) <= dividend(30);
  dividend_2(29) <= dividend(29);
  dividend_2(28) <= dividend(28);
  dividend_2(27) <= dividend(27);
  dividend_2(26) <= dividend(26);
  dividend_2(25) <= dividend(25);
  dividend_2(24) <= dividend(24);
  dividend_2(23) <= dividend(23);
  dividend_2(22) <= dividend(22);
  dividend_2(21) <= dividend(21);
  dividend_2(20) <= dividend(20);
  dividend_2(19) <= dividend(19);
  dividend_2(18) <= dividend(18);
  dividend_2(17) <= dividend(17);
  dividend_2(16) <= dividend(16);
  dividend_2(15) <= dividend(15);
  dividend_2(14) <= dividend(14);
  dividend_2(13) <= dividend(13);
  dividend_2(12) <= dividend(12);
  dividend_2(11) <= dividend(11);
  dividend_2(10) <= dividend(10);
  dividend_2(9) <= dividend(9);
  dividend_2(8) <= dividend(8);
  dividend_2(7) <= dividend(7);
  dividend_2(6) <= dividend(6);
  dividend_2(5) <= dividend(5);
  dividend_2(4) <= dividend(4);
  dividend_2(3) <= dividend(3);
  dividend_2(2) <= dividend(2);
  dividend_2(1) <= dividend(1);
  dividend_2(0) <= dividend(0);
  quotient(31) <= quotient_4(31);
  quotient(30) <= quotient_4(30);
  quotient(29) <= quotient_4(29);
  quotient(28) <= quotient_4(28);
  quotient(27) <= quotient_4(27);
  quotient(26) <= quotient_4(26);
  quotient(25) <= quotient_4(25);
  quotient(24) <= quotient_4(24);
  quotient(23) <= quotient_4(23);
  quotient(22) <= quotient_4(22);
  quotient(21) <= quotient_4(21);
  quotient(20) <= quotient_4(20);
  quotient(19) <= quotient_4(19);
  quotient(18) <= NlwRenamedSig_OI_quotient(18);
  quotient(17) <= NlwRenamedSig_OI_quotient(17);
  quotient(16) <= NlwRenamedSig_OI_quotient(16);
  quotient(15) <= NlwRenamedSig_OI_quotient(15);
  quotient(14) <= NlwRenamedSig_OI_quotient(14);
  quotient(13) <= NlwRenamedSig_OI_quotient(13);
  quotient(12) <= NlwRenamedSig_OI_quotient(12);
  quotient(11) <= NlwRenamedSig_OI_quotient(11);
  quotient(10) <= NlwRenamedSig_OI_quotient(10);
  quotient(9) <= NlwRenamedSig_OI_quotient(9);
  quotient(8) <= NlwRenamedSig_OI_quotient(8);
  quotient(7) <= NlwRenamedSig_OI_quotient(7);
  quotient(6) <= NlwRenamedSig_OI_quotient(6);
  quotient(5) <= NlwRenamedSig_OI_quotient(5);
  quotient(4) <= NlwRenamedSig_OI_quotient(4);
  quotient(3) <= NlwRenamedSig_OI_quotient(3);
  quotient(2) <= NlwRenamedSig_OI_quotient(2);
  quotient(1) <= NlwRenamedSig_OI_quotient(1);
  quotient(0) <= NlwRenamedSig_OI_quotient(0);
  divisor_3(15) <= divisor(15);
  divisor_3(14) <= divisor(14);
  divisor_3(13) <= divisor(13);
  divisor_3(12) <= divisor(12);
  divisor_3(11) <= divisor(11);
  divisor_3(10) <= divisor(10);
  divisor_3(9) <= divisor(9);
  divisor_3(8) <= divisor(8);
  divisor_3(7) <= divisor(7);
  divisor_3(6) <= divisor(6);
  divisor_3(5) <= divisor(5);
  divisor_3(4) <= divisor(4);
  divisor_3(3) <= divisor(3);
  divisor_3(2) <= divisor(2);
  divisor_3(1) <= divisor(1);
  divisor_3(0) <= divisor(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => NLW_GND_G_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_25_2150,
      Q => rdy
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_25 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_25_2150,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_25_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_2_2149,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_2_2149,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_1_2147,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_1_2147,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_0_2146,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_0_2146,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_nd_d1_2145,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_nd_d1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_nd_d1_2145,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_nd_d1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_1_2144,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_1_2144,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_2_2143,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_2_2143,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_0_2142,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_0_2142,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_3_2141,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_3_2141,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_4_2140,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_4_2140,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_2139,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_2139,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_0_2138
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(0),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_0_2138
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_1_2137
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(1),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_1_2137
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_3_2136
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_3 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(3),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_3_2136
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_4_2135
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(4),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_4_2135
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_2_2134
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_2 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(2),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_2_2134
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_5_2133
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_5 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(5),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_5_2133
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_6_2132
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_6 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(6),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_6_2132
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_8_2131
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_8 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(8),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_8_2131
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_9_2130
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_9 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(9),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_9_2130
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_7_2129
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_7 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(7),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_7_2129
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_10_2128
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(10)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_10 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(10),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_10_2128
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_11_2127
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(11)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_11 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(0),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_11_2127
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_13_2126
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(13)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_13 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(2),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_13_2126
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_14_2125
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(14)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_14 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(3),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_14_2125
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_12_2124
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(12)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_12 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(1),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_12_2124
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_16_2123
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(16)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_16 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(5),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_16_2123
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_16_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_17_2122
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(17)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_17 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(6),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_17_2122
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_17_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_15_2121
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(15)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_15 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(4),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_15_2121
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_19_2120
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(19)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_19 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(8),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_19_2120
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_19_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_20_2119
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(20)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_20 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(9),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_20_2119
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_20_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_18_2118
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(18)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_18 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(7),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_18_2118
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_18_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_21_2117
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(21)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_21 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(10),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_21_2117
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_21_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_22_2116
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(22)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_22 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(11),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_22_2116
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_22_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_24_2115
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(24)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_24 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(13),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_24_2115
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_24_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_25_2114
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(25)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_25 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(14),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_25_2114
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_25_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_23_2113
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(23)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_23 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(12),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_23_2113
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_23_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_27_2112
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(27)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_27 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(16),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_27_2112
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_27_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_28_2111
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(28)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_28 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(17),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_28_2111
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_28_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_26_2110
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(26)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_26 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(15),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_26_2110
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_26_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2109,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2109,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2108,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2108,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_29_2107
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(29)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_29 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(18),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_29_2107
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_Mshreg_opt_has_pipe_pipe_2_29_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2106,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2106,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2105,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2105,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2104,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2104,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2103,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2103,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2102,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2102,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2101,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2101,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2100,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2100,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2099,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2099,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2098,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2098,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2097,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2097,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2096,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2096,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2095,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2095,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2094,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2094,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2093,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2093,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2092,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2092,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2091,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2091,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2090,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2090,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2089,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2089,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2088,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2088,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2087,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2087,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2086,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2086,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2085,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2085,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2084,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2084,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2083,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2083,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2082,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2082,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2081,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2081,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2080,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2080,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2079,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2079,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2078,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2078,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2077,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_2077,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2076,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_2076,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2075,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2075,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2074,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_2074,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2073,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_2073,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2072,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_2072,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2071,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_2071,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2070,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_2070,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2069,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_2069,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2068,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_2068,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2067,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_2067,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2066,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_2066,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2065,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_2065,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2064,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_2064,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2063,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_2063,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2062,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_2062,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_0_2061,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(0),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_0_2061,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_1_2060,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(1),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_1_2060,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2059,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_2059,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_3_2058,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_3 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(3),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_3_2058,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_4_2057,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(4),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_4_2057,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_2_2056,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_2 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(2),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_2_2056,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_6_2055,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_6 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(6),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_6_2055,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_7_2054,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_7 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(7),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_7_2054,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_5_2053,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_5 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(5),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_5_2053,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_8_2052,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_8 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(8),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_8_2052,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_9_2051,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_9 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(9),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_9_2051,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_11_2050,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_11 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(11),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_11_2050,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_12_2049,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_12 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(12),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_12_2049,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_10_2048,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_10 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(10),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_10_2048,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_13_2047,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_13 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(13),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_13_2047,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_14_2046,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_14 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(14),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_14_2046,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_16_2045,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_16 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(16),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_16_2045,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_16_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_17_2044,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_17 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(17),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_17_2044,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_17_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_15_2043,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_15 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(15),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_15_2043,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_18_2042,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_18 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_18_2042,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_opt_has_pipe_pipe_3_18_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_Mshreg_opt_has_pipe_pipe_3_2041,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_Mshreg_opt_has_pipe_pipe_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_Mshreg_opt_has_pipe_pipe_3_2041,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_Mshreg_opt_has_pipe_pipe_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_1_2040,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_1_2040,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_2_2039,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_2_2039,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_0_2038,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_0_2038,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_4_2037,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_4_2037,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_5_2036,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_5_2036,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_3_2035,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_3_2035,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_opt_has_pipe_pipe_2_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_6_2034,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(6)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_6_2034,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_7_2033,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(7)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_7_2033,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_5_2032,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(5)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_5_2032,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_9_2031,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(9)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_9_2031,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_10_2030,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_10_2030,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_8_2029,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(8)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_8_2029,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_12_2028,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_12_2028,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_13_2027,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_13_2027,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_11_2026,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_11_2026,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_14_2025,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_14_2025,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_15_2024,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_N1,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_15_2024,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_opt_has_pipe_pipe_5_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_12_2023,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(1)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_12_2023,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_13_2022,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(2)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_13_2022,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_11_2021,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(0)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_11_2021,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_15_2020,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(4)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_15_2020,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_16_2019,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_16 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_pre_del_offset(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_16_2019,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_16_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_14_2018,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(3)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_14_2018,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_Mshreg_opt_has_pipe_pipe_2_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_pipe_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_opt_has_pipe_pipe_9_2017,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_pipe_9_1865
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_opt_has_pipe_pipe_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_opt_has_pipe_pipe_9_2017,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_opt_has_pipe_pipe_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_opt_has_pipe_pipe_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_Mshreg_opt_has_pipe_pipe_19_2016,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_opt_has_pipe_pipe_19_85
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_Mshreg_opt_has_pipe_pipe_19 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_opt_has_pipe_first_q,
      CE => BU2_N1,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_Mshreg_opt_has_pipe_pipe_19_2016,
      Q31 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_Mshreg_opt_has_pipe_pipe_19_Q31_UNCONNECTED,
      A(4) => BU2_N1,
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_RTL_delay_1_0_2015
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_RTL_delay_1_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_RTL_delay_1_0_2015
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_RTL_delay_1_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_Mshreg_RTL_delay_1_2014
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_Mshreg_RTL_delay_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_A_Z_DET_RTL_delay_0_0_462
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_Mshreg_RTL_delay_1_2014
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_Mshreg_RTL_delay_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_RTL_delay_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_Mshreg_RTL_delay_4_2013
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_RTL_delay_4_583

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_Mshreg_RTL_delay_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => divisor_3(15),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_Mshreg_RTL_delay_4_2013
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_Mshreg_RTL_delay_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_0_2012,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_0_2012,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_2_2011,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_2_2011,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_3_2010,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_3_2010,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_1_2009,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_1_2009,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_4_2008,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_4_2008,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_5_2007,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_5_2007,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_7_2006,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_7_2006,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_8_2005,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_8_2005,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_6_2004,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_6_2004,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_10_2003,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_10_2003,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_11_2002,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_11_2002,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_9_2001,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_9_2001,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_13_2000,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_13_2000,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_14_1999,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_14_1999,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_12_1998,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_12_1998,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_15_1997,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_15_1997,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_16_1996,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_16 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_16_1996,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_16_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_18_1995,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_18 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(18),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_18_1995,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_18_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_19_1994,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(19)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_19 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(19),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_19_1994,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_19_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_17_1993,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_17 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(17),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_17_1993,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_17_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_21_1992,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(21)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_21 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(21),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_21_1992,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_21_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_22_1991,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(22)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(22),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_22_1991,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_22_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_20_1990,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(20)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_20 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(20),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_20_1990,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_20_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_24_1989,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(24)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_24 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(24),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_24_1989,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_24_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_25_1988,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(25)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_25 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(25),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_25_1988,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_25_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_23_1987,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(23)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_23 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(23),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_23_1987,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_23_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_26_1986,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(26)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_26 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(26),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_26_1986,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_26_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_27_1985,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(27)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_27 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(27),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_27_1985,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_27_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_29_1984,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(29)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_29 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(29),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_29_1984,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_29_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_30_1983,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(30)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_30 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(30),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_30_1983,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_30_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_28_1982,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(28)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_28 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(28),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_28_1982,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_28_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_1981,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_1_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_1981,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_Mshreg_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_31_1980,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(31)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_31 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(31),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_31_1980,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_opt_has_pipe_pipe_8_31_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_pipe_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_opt_has_pipe_pipe_3_1979,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_pipe_3_1963
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_opt_has_pipe_pipe_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_opt_has_pipe_pipe_3_1979,
      Q15 => NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_opt_has_pipe_pipe_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_pipe_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_opt_has_pipe_pipe_4_1978
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_pipe_4_1864
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_opt_has_pipe_pipe_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_first_q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_opt_has_pipe_pipe_4_1978
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_opt_has_pipe_pipe_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim : RAMB16
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"5555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAA",
      INITP_02 => X"0000000000000000000000000000000000000015555555555555555555555555",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"775FD7D777D5FFF77FDFF757D557DD77F77F7FF55F755D5D7F5F75F775D5DD55",
      INITP_05 => X"5F5D5757DDD5DFD577DF5D7D55F75F5F777D55D5DFD7FDFFD775F5FFDDDF5F5F",
      SRVAL_A => X"000000000",
      INIT_00 => X"C3D3C799CB64CF32D303D6D9DAB2DE8FE26FE654EA3CEE29F219F60DFA05FE01",
      INIT_01 => X"894E8CDC906E9403979C9B389ED7A27AA621A9CAAD78B129B4DDB895BC51C010",
      INIT_02 => X"5222557D58DB5C3C5FA16308667369E16D5270C6743D77B87B367EB7823B85C3",
      INIT_03 => X"1E072133246227932AC82DFF3139347637B73AF93E3F418844D448234B754ECA",
      INIT_04 => X"ECBEEFBFF2C2F5C8F8D0FBDBFEE901F9050C08220B3A0E561174149417B81ADE",
      INIT_05 => X"BE0EC0E6C3C1C69EC97ECC61CF45D22CD516D802DAF1DDE2E0D6E3CCE6C5E9C0",
      INIT_06 => X"91C39476972C99E49C9E9F5BA21AA4DBA79EAA64AD2CAFF6B2C3B592B864BB37",
      INIT_07 => X"67AF6A406CD46F697201749B773679D47C747F1781BB8461870A89B58C628F11",
      INIT_08 => X"3FA9421B448E4704497B4BF54E7050ED536D55EE58715AF65D7E60076292651F",
      INIT_09 => X"198B1BE01E36208D22E7254227A029FF2C5F2EC23127338D35F5385F3ACB3D39",
      INIT_0A => X"F534F76DF9A7FBE3FE21006102A204E40729096F0BB70E01104C129914E81739",
      INIT_0B => X"D284D4A3D6C4D8E6DB0ADD2FDF56E17FE3A9E5D5E802EA31EC61EE94F0C8F2FD",
      INIT_0C => X"B15FB366B56FB779B984BB91BDA0BFB0C1C2C3D5C5E9C7FFCA17CC30CE4AD066",
      INIT_0D => X"91AB939B958E978199769B6D9D649F5DA158A354A551A750A950AB51AD54AF59",
      INIT_0E => X"7350752C770978E87AC77CA97E8B806F8253843A8621880A89F48BE08DCD8FBB",
      INIT_0F => X"563A580259CB5B965D625F2F60FD62CD649E667068436A176BED6DC46F9C7175",
      INIT_10 => X"3A533C093DC03F78413142EC44A74664482249E04BA14D624F2450E852AC5472",
      INIT_11 => X"1F8B212F22D5247B262327CC29752B202CCC2E79302731D73387353836EB389E",
      INIT_12 => X"05CF076308F80A8F0C260DBE0F5710F1128C142815C6176419031AA41C451DE7",
      INIT_13 => X"ED11EE96F01CF1A2F32AF4B2F63CF7C6F951FADEFC6BFDF9FF89011902AA043C",
      INIT_14 => X"D543D6B9D830D9A8DB21DC9ADE15DF90E10DE28AE408E588E708E889EA0BEB8D",
      INIT_15 => X"BE56BFBEC127C291C3FCC568C6D5C842C9B1CB20CC90CE01CF73D0E5D259D3CD",
      INIT_16 => X"A83EA99AAAF6AC53ADB1AF0FB06FB1CFB330B492B5F4B758B8BCBA21BB87BCEE",
      INIT_17 => X"92F19440959096E1983299849AD79C2B9D7F9ED4A02AA181A2D8A431A58AA6E4",
      INIT_18 => X"7E637FA780EB8230837584BB8602874A889389DC8B268C718DBC8F08905591A3",
      INIT_19 => X"6A8B6BC36CFC6E366F7070AB71E773247461759F76DD781C795C7A9D7BDE7D20",
      INIT_1A => X"575F588D59BB5AEA5C1A5D4B5E7C5FAD60E062136347647B65B066E6681C6953",
      INIT_1B => X"44D645FA471F4844496A4A904BB74CDF4E074F2F5059518352AE53D955055632",
      INIT_1C => X"32EA3404351F363B3757387439913AAF3BCD3CEC3E0C3F2C404D416E429143B3",
      INIT_1D => X"219122A323B424C725DA26ED280229162A2B2B412C582D6F2E862F9E30B731D0",
      INIT_1E => X"10C611CE12D813E114EC15F71702180E191A1A271B351C431D511E611F702080",
      INIT_1F => X"008101810282038404860588068B078F089309970A9C0BA20CA80DAF0EB60FBD",
      INIT_20 => X"03B80378033C030402C8028C0250021401D801980158011C00E000A000600040",
      INIT_21 => X"073406FC06C80694065C062405EC05B405800548050C04D4049C0464042803F0",
      INIT_22 => X"0A680A340A0409D409A00970093C090808D808A40870083C080807D407A0076C",
      INIT_23 => X"0D580D2C0D000CD00CA00C740C480C140BE80BBC0B880B580B280AFC0ACC0A98",
      INIT_24 => X"100C0FE40FB80F900F680F380F0C0EE40EBC0E900E600E340E0C0DE00DB00D84",
      INIT_25 => X"128812641240121811EC11C811A411781150112C110010D810B41088105C1034",
      INIT_26 => X"14D814B81490146C144C1424140013DC13B4139013701348132012FC12D812B0",
      INIT_27 => X"16F816D816B81698167416541634161015EC15CC15AC158415641544151C14F8",
      INIT_28 => X"18F418D818B8189818781858183C181C17FC17DC17BC179C177C175C173C171C",
      INIT_29 => X"1ACC1AAC1A941A781A581A381A1C1A0419E419C419AC198C196C195019301910",
      INIT_2A => X"1C801C681C4C1C301C141BFC1BE41BC41BA81B901B741B581B3C1B201B001AE8",
      INIT_2B => X"1E181E001DE81DD01DB81D9C1D841D6C1D501D381D201D041CE81CCC1CB81C9C",
      INIT_2C => X"1F981F801F681F541F3C1F241F081EF01EDC1EC41EAC1E941E7C1E641E4C1E34",
      INIT_2D => X"20FC20E820D020BC20A42090207C2064204C20342020200C1FF41FDC1FC41FAC",
      INIT_2E => X"224C22382220221021F821E421D021BC21A82190217C21682154213C21282110",
      INIT_2F => X"23842374235C234C233C2324231022FC22E822D822C422B0229C22882274225C",
      INIT_30 => X"24A8249C24882474246424502440242C241C240823F423E423D023C023AC2394",
      INIT_31 => X"25C025B025A02590257C256C255C2548253825282514250424F424E024D024BC",
      INIT_32 => X"26C826B826A4269426882678266426542648263426242614260025F425E425D0",
      INIT_33 => X"27B827AC27A0279027802770276027542744273027242714270426F826E426D4",
      INIT_34 => X"28A4289828882878286C286028502840283028242814280427F827E827DC27CC",
      INIT_35 => X"297C2974296829582948293C293029202914290828F828E828DC28D028C028B0",
      INIT_36 => X"2A502A442A382A282A1C2A102A0429F829E829DC29D029C029B429A8299C298C",
      INIT_37 => X"2B142B082AFC2AF02AE42AD82ACC2AC02AB42AA42A9C2A902A802A742A682A5C",
      INIT_38 => X"2BCC2BC42BB82BAC2BA42B982B882B7C2B742B682B582B502B442B382B2C2B20",
      INIT_39 => X"2C802C742C6C2C602C542C482C3C2C342C282C1C2C142C082BFC2BF02BE42BD8",
      INIT_3A => X"2D282D1C2D142D082CFC2CF42CEC2CE02CD42CC82CC02CB82CA82C9C2C942C8C",
      INIT_3B => X"2DC82DBC2DB42DA82DA02D982D882D802D7C2D702D642D582D4C2D482D3C2D30",
      INIT_3C => X"2E602E542E4C2E442E382E302E282E1C2E142E0C2E002DF42DF02DE42DD82DD4",
      INIT_3D => X"2EEC2EE82EE02ED42ECC2EC02EB82EB42EA82E9C2E942E8C2E842E7C2E702E68",
      INIT_3E => X"2F782F702F682F602F542F502F482F3C2F342F2C2F242F1C2F102F082F042EF8",
      INIT_3F => X"2FF82FF42FEC2FE42FDC2FD42FCC2FC42FBC2FB42FAC2FA02F982F942F8C2F80",
      INIT_FILE => "NONE",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      SIM_COLLISION_CHECK => "NONE",
      INITP_06 => X"75757DD5D5755DFD7FF7557755777D57F777DF57FD57F5D7775FFD77F7DD75DF",
      INITP_07 => X"7D7D7DD77755F5DFDD77F5F77D55F7F7F55575755FD7555F7DFD5FDFD5FF5575",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18,
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CASCADEINB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLKA => clk,
      CLKB => clk,
      ENA => BU2_N1,
      REGCEA => BU2_N1,
      REGCEB => BU2_N1,
      ENB => BU2_N1,
      SSRA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      SSRB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CASCADEOUTA => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTA_UNCONNECTED
,
      CASCADEOUTB => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTB_UNCONNECTED
,
      ADDRA(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRA(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRA(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(14),
      ADDRA(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(13),
      ADDRA(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(12),
      ADDRA(9) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(11),
      ADDRA(8) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(10),
      ADDRA(7) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(9),
      ADDRA(6) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(8),
      ADDRA(5) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(7),
      ADDRA(4) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(6),
      ADDRA(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRA(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRA(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRA(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRB(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRB(13) => BU2_N1,
      ADDRB(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(14),
      ADDRB(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(13),
      ADDRB(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(12),
      ADDRB(9) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(11),
      ADDRB(8) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(10),
      ADDRB(7) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(9),
      ADDRB(6) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(8),
      ADDRB(5) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(7),
      ADDRB(4) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(6),
      ADDRB(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRB(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRB(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ADDRB(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIA(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIB(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPA(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPA(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPA(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPA(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPB(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPB(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPB(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DIPB(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEA(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEA(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEA(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEA(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEB(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEB(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEB(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      WEB(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      DOA(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_16_UNCONNECTED,
      DOA(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(15),
      DOA(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(14),
      DOA(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(13),
      DOA(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(12),
      DOA(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(11),
      DOA(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(10),
      DOA(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(9),
      DOA(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(8),
      DOA(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(7),
      DOA(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(6),
      DOA(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(5),
      DOA(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(4),
      DOA(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(3),
      DOA(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(2),
      DOA(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(1),
      DOA(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(0),
      DOB(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_16_UNCONNECTED,
      DOB(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(15),
      DOB(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(14),
      DOB(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(13),
      DOB(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(12),
      DOB(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(11),
      DOB(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(10),
      DOB(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(9),
      DOB(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(8),
      DOB(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(7),
      DOB(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(6),
      DOB(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(5),
      DOB(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(4),
      DOB(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(3),
      DOB(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(2),
      DOB(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(1),
      DOB(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(0),
      DOPA(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_2_UNCONNECTED,
      DOPA(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout1(1),
      DOPA(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout1(0),
      DOPB(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_2_UNCONNECTED,
      DOPB(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout2(1),
      DOPB(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout2(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel_0_6_1_5_1_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(5),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel_0_6_1_4_1_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(4),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel_0_6_1_3_1_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(3),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel_0_6_1_2_1_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(2),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel_0_6_1_1_1_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel_0_6_1_0_1_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_8_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(0)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_dist_int_del_4_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_pre_del_offset_16_1_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(5)
,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_pre_del_offset(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_BYPASS_INV_310_o1_INV_0 : 
INV
    port map (
      I => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(0),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_opmode(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_3_1 : LUT6
    generic map(
      INIT => X"5050505014505050"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(3)
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(1)
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(0)
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(7)
,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_1_shifted_temp41 : 
LUT6
    generic map(
      INIT => X"5140FBEA51405140"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_14_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_12_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_12_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_11_1 : 
LUT6
    generic map(
      INIT => X"5140FBEA51405140"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_13_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_11_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_11_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_2_2 : LUT5
    generic map(
      INIT => X"44144444"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(1)
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(7)
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(0)
,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp161 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(8),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(0),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_8_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp151 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(9),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(1),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_7_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp141 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(10),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(2),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_6_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp131 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(11),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(3),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_5_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp121 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(12),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(4),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_4_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp111 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(13),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(5),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp101 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(14),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(6),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp91 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(15),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(7),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_1_shifted_temp51 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_13_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_13_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_14_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_14_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_14_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp171 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(7),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_9_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp71 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(1),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_15_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp61 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(2),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_14_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp51 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(3),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_13_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp41 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(4),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_12_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp31 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(5),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_11_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp21 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(6),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_10_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_0_shifted_temp81 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(0),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_16_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_1_shifted_temp81 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_16_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_Mmux_MUX_LOOP_1_shifted_temp71 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_15_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_251 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_33_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_32_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_47_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_241 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_32_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_221 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_31_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_211 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_30_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_201 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_29_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_191 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_28_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_181 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_27_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_171 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_26_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_161 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_25_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_151 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_24_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_141 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_23_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_131 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_22_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_111 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_21_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_102 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_20_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_91 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_19_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(0),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_rt_427

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX_rt_490

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_subtract11 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_subtract
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_321 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_24_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_311 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_23_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_301 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_22_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_291 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_21_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_281 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_20_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_271 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_19_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_261 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_18_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_251 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(33),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_241 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(32),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_231 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(31),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_221 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_17_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_211 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(30),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_201 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(29),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_191 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(28),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_181 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(27),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_171 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(26),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(25),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(24),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(23),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(22),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(21),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_16_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(20),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(19),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(18),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_71 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_30_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_61 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_29_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_51 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_28_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_41 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_27_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_33 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_26_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_210 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_25_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_1_110 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_481 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_40_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_471 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_39_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_461 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_38_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_451 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_37_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_441 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_36_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_431 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_35_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_341 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_231 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_33_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_121 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_32_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_61 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_45_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_51 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_44_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_41 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_43_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_31 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_42_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_21 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_41_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_31_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digit_mux_1_21 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digit_mux(1, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digit_mux_1_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digit_mux(1, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_191 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_181 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_171 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_18_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_17_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_16_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_71 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_1_110 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_191 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_181 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_171 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_18_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_17_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_16_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_71 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_2_110 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_15_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_pipe_3_1963,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_1_17 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_opt_has_pipe_pipe_3_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_9_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(10),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_8_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(9),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_7_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(8),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_6_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(7),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_5_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(6),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_4_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(5),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_3_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(4),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_2_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(3),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_1_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(2),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_15_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(16),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_14_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_13_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(14),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_12_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(13),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_11_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(12),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_10_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(11),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_2_17 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_opt_has_pipe_pipe_3_0_Q,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_71 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_fb_denom_0_17 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_pipe_3_1923,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_opt_has_pipe_pipe_3_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux191 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(9),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(9),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux181 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(8),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(8),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(7),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(7),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(6),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(6),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(5),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(5),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(4),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(4),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(3),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(3),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(2),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(2),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(18)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(17)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(17),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(16)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(16),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(15)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(14)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(14),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(13)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(13),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(12)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(12),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(11)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(11),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(10)
,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(10),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_estimate_mux110 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_opt_has_pipe_pipe_3(0),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_8_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_23_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_7_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_22_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_6_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_21_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_20_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_19_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_18_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_17_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_1_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_16_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_0_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_15_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_30_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_14_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_29_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_13_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_28_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_12_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_27_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_11_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_26_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_10_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_25_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_1_17 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_9_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_24_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_71 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_0_17 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_8_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_39_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_7_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_38_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_6_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_37_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_36_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_35_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_33_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_1_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_32_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_0_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_31_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_15_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_14_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_45_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_13_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_44_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_12_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_43_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_11_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_42_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_10_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_41_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_denom_2_18 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_9_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_40_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux181 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(9),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux171 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(8),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(7),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(6),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(5),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(4),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(3),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(2),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(17),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(16),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux71 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(14),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(13),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(12),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(11),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(10),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_digits_carrysave_mux19 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(0),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate301 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(9),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(10),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate291 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(8),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(9),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate281 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(7),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(8),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate271 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(6),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(7),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate261 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(5),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(6),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate251 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(4),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(5),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate241 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(3),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(4),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(2),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(3),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(2),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(17),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(16),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(14),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(13),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(14),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(12),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(13),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(11),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(12),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(10),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(11),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_quot_estimate11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(0),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_191 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_181 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_171 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_18_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_17_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_16_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_71 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_carrysave_0_110 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_pp_digit_mux21 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_pp_digit_mux(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_i_extra_digits_extra_pp_digit_mux11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_pp_digit_mux(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_Mmux_mux_ab_2_1011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(0),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_341 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_231 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_121 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_951 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_891 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_781 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_671 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_561 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_451 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_341 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_231 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_121 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_71 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_61 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_51 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_41 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_31 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_21 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(3),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(5),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(4),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(2),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_141 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(19),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(21),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(20),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(18),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_151 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(20),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(22),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(21),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(19),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_161 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(21),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(23),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(22),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(20),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_171 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(22),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(24),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(23),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(21),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_181 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(23),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(25),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(24),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(22),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_231 : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(2),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(1),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(0),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_301 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(2),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(4),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(3),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_191 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(24),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(26),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(25),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(23),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_201 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(25),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(27),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(26),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(24),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_211 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(26),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(28),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(27),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(25),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_221 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(27),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(29),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(28),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(26),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_261 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(30),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(29),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(31),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_241 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(28),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(30),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(29),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(27),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_271 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(31),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(30),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_33_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_251 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(29),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(31),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(30),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(28),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_321 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(4),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(6),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(5),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(3),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_331 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(5),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(7),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(6),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(4),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_341 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(6),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(8),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(7),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(5),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_351 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(7),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(9),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(8),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(6),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(10),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(12),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(11),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(9),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_28 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(8),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(10),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(9),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(7),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_36 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(9),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(11),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(10),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(8),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(11),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(13),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(12),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(10),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(12),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(14),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(13),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(11),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(13),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(15),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(14),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(12),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_121 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(0),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_291 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(1),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(3),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(2),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(0),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(14),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(16),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(15),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(13),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(17),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(19),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(18),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(16),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(15),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(17),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(16),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(14),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_131 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(18),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(20),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(19),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(17),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_1_34_0_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_opt_has_pipe_pipe_2(1),
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(16),
      I3 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(18),
      I4 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(17),
      I5 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_361 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_29_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_33_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_41_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_371 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_30_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_42_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_381 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_31_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_43_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_451 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_7_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_11_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_3_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_7_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_161 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_19_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_11_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_15_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_23_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_171 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_20_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_12_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_16_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_24_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_271 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_29_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_21_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_25_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_33_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_33_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_181 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_21_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_13_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_17_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_25_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_391 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_32_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_44_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_281 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_30_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_22_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_26_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_34_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_191 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_22_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_14_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_18_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_26_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_291 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_31_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_23_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_27_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_35_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_201 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_23_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_15_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_19_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_27_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_211 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_24_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_16_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_20_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_28_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_301 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_32_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_24_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_28_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_36_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_221 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_25_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_17_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_21_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_29_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_321 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_26_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_30_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_38_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_241 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_26_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_18_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_22_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_30_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_461 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_8_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_4_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_12_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_4_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_8_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_16_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_331 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_27_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_31_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_39_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_251 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_27_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_19_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_23_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_31_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_351 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_28_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_32_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_40_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_261 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_28_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_20_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_24_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_32_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_401 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_33_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_45_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_33_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_25_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_29_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_37_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_421 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_4_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_431 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_441 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_6_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_471 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_9_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_5_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_13_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_5_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_9_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_17_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_210 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_10_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_6_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_14_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_6_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_10_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_18_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_310 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_11_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_7_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_15_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_7_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_11_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_19_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_131 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_16_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_8_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_12_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_20_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_8_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_0_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_4_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_141 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_17_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_9_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_13_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_21_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_9_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_1_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_5_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_151 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_18_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_10_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_14_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_22_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_3_46_0_61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_10_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_2_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_6_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_621 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_17_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_33_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_65_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_271 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_33_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_17_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_33_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_801 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_33_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_81_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_631 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_18_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_34_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_66_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_281 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_34_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_18_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_34_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_811 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_34_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_82_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_641 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_19_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_35_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_67_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_291 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_35_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_19_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_35_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_821 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_35_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_83_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_831 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_36_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_84_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_841 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_37_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_85_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_851 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_38_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_86_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_861 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_39_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_87_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_871 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_40_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_88_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_881 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_41_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_89_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_721 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_26_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_42_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_74_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_371 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_42_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_26_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_42_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_901 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_42_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_90_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_911 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_43_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_91_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_921 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_44_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_92_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_931 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_45_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_93_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_731 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_27_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_43_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_75_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_381 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_43_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_27_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_43_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_651 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_20_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_36_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_68_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_301 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_36_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_20_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_36_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_810 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_16_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_741 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_28_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_44_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_76_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_391 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_44_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_28_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_44_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_94 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_17_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_1_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_441 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_33_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_1_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_17_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_49_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_101 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_18_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_2_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_461 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_34_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_2_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_18_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_50_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_111 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_19_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_3_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_471 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_35_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_3_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_19_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_51_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_131 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_20_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_4_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_481 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_36_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_4_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_20_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_52_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_141 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_21_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_491 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_37_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_5_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_21_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_53_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_661 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_21_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_37_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_69_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_311 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_37_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_21_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_5_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_37_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_151 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_22_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_501 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_38_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_6_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_22_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_54_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_161 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_23_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_511 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_39_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_7_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_23_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_55_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_171 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_24_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_521 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_40_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_8_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_24_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_56_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_181 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_25_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_531 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_41_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_9_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_25_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_57_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_751 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_29_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_45_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_77_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_401 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_45_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_29_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_45_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_191 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_26_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_10_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_541 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_42_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_10_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_26_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_58_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_201 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_27_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_11_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_551 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_43_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_11_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_27_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_59_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_211 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_28_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_12_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_571 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_44_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_12_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_28_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_60_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_221 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_29_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_13_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_581 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_45_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_13_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_29_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_61_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_591 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_14_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_30_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_62_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_241 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_30_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_681 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_22_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_38_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_70_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_321 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_38_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_22_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_6_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_38_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_601 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_15_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_31_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_63_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_251 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_31_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_611 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_16_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_32_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_64_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_261 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_32_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_16_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_0_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_691 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_23_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_39_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_71_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_331 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_39_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_23_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_7_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_39_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_701 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_24_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_40_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_72_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_351 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_40_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_24_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_8_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_40_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_711 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_25_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_41_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_73_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_361 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_41_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_25_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_9_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_41_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_761 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_30_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_78_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_411 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_30_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_14_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_46_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_771 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_31_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_79_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_421 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_31_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_15_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_47_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_791 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_32_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_80_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_Mmux_shift_mux_5_94_0_431 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_32_Q,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_0_Q,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_16_Q,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_48_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_rfd_i_2_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_Q,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_Q,
      O => rfd
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_new_data1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_8_Q,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_4_Q,
      I2 => nd,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_new_data
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_12_GND_193_o_MUX_124_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(4)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_12_GND_193_o_MUX_124_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_14_GND_193_o_MUX_94_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(6)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_14_GND_193_o_MUX_94_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_13_GND_193_o_MUX_123_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(5)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_13_GND_193_o_MUX_123_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_9_GND_193_o_MUX_127_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(1)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_9_GND_193_o_MUX_127_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_11_GND_193_o_MUX_125_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(3)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_11_GND_193_o_MUX_125_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_10_GND_193_o_MUX_126_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(2)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_10_GND_193_o_MUX_126_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_6_GND_193_o_MUX_130_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(6)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_6_GND_193_o_MUX_130_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_8_GND_193_o_MUX_128_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(0)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_8_GND_193_o_MUX_128_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_7_GND_193_o_MUX_129_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(7)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_7_GND_193_o_MUX_129_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_3_GND_193_o_MUX_133_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(3)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_3_GND_193_o_MUX_133_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_5_GND_193_o_MUX_131_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(5)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_5_GND_193_o_MUX_131_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_4_GND_193_o_MUX_132_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(4)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_4_GND_193_o_MUX_132_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_0_GND_193_o_MUX_136_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(0)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_0_GND_193_o_MUX_136_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_2_GND_193_o_MUX_134_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(2)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_2_GND_193_o_MUX_134_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_Mmux_mant_op_1_GND_193_o_MUX_135_o11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(1)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_1_GND_193_o_MUX_135_o

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd181 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd171 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd161 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd151 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd141 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd131 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd121 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1_0_1 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_16_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd271 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd261 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd251 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd241 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd231 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd221 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_Mmux_LOGIC_mant_shifted_rnd211 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_a_ip_2_1 : 
LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_16_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_a_ip(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_all_bits_zero_del1 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_8_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_all_bits_zero_del
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_7_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(1)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_6_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(3)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_5_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(5)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_4_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(7)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_3_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(9)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_2_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(11)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_1_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(13)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero_0_1 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(15)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_Mmux_op_b11 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_op_b
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_Mmux_op_a11 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_op_a
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_Mmux_op_b11 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_b
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_Mmux_op_a11 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_a
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_Mmux_dist_int_3_11 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_Mmux_dist_int_1_11 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_Mmux_op_a41 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_Mmux_op_a31 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_2_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_6_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_Mmux_op_a21 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_1_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_5_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_Mmux_op_a11 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_0_Q,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_Mmux_op_a41 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(10),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(2),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_Mmux_op_a31 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(12),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(4),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_Mmux_op_a21 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(14),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(6),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_Mmux_op_a11 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(16),
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(8),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a171 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(9),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a161 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(8),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a151 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(7),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a141 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(6),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a131 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(5),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a121 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(4),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a111 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(3),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a101 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(2),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(1),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a61 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(14),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(13),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(12),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(11),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a21 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(10),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Mmux_xor_a18 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(0),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_Msub_exp_norm_xor_1_11 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_Msub_exp_norm_xor_2_11 : 
LUT3
    generic map(
      INIT => X"59"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_2_11 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(0)
,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_2_bdd0
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_1_1 : LUT4
    generic map(
      INIT => X"4414"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(0)
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(7)
,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_5_1 : LUT6
    generic map(
      INIT => X"5050505014505050"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(5)
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(2)
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(4)
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_2_bdd0,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_4_1 : LUT5
    generic map(
      INIT => X"44144444"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(3)
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp_2_bdd0,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(2)
,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_Madd_EXP_OUT_lut_0_11 : 
LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_ZERO_DELAY_RTL_delay_1_1867
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(7)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_Madd_EXP_OUT_lut(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_7_1 : 
LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_13_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_9_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_7_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_9_1 : 
LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_15_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_11_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_9_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_5_1 : 
LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_11_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_7_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_5_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_3_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_7_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_9_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_1_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_5_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_7_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_6_1 : 
LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_12_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_8_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_6_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_8_1 : 
LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_14_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_10_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_8_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_4_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_8_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_10_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_4_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_2_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_6_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_8_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_10_1 : 
LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_16_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_14_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_10_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm_5_1 : 
LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_1_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm_4_1 : 
LUT5
    generic map(
      INIT => X"33333363"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1_Q
,
      I4 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm_3_1 : 
LUT4
    generic map(
      INIT => X"5559"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450
,
      I2 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1_Q
,
      I3 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod171 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(9),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod161 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(8),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod151 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(7),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod141 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(6),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod131 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(5),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod121 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(4),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(3),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod101 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(2),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod91 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(1),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod71 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(15),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod61 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(14),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod51 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(13),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod41 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(12),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod31 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(11),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod21 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(10),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_Mmux_partprod18 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(0),
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_Mmux_negate_mux11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(0),
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_pipe_4_1864,
      I2 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_pipe_9_1865,
      O => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_0_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_1_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_2_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_3_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_4_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_5_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_6_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_7_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_8_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_9_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_10_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_11_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_12_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_13_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_14_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_15_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_17_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_18_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_19_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_20_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_21_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_22_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_23_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_24_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_25_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_26_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_27_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_28_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_29_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_30_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_31_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_32 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_32_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_0_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_1_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_2_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_3_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_4_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_5_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_6_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_7_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_8_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_9_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_10_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_11_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_12_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_13_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_14_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_15_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_17_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_18_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_19_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_20_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_21_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_22_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_23_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_24_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_25_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_26_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_27_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_28_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_29_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_30_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_47 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_32_Q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(17),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(0),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(1),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(2),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(3),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(4),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(5),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(6),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(7),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(8),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(8)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(9),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(9)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(10),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(10)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(11),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(11)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(12),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(12)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(13),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(13)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(14),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(14)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(15),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(15)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(16),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(16)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digits_carrysave_mux(17),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(17)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(17),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_estimate_mux(18),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 17),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 18),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 17),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 18),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 17),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 18),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_nd_d1_1636,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_del_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_subtract,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_31_Q
,
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_30_Q
,
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_29_Q
,
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_28_Q
,
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_27_Q,
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_26_Q,
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_25_Q,
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_24_Q,
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_23_Q,
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_22_Q,
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_21_Q,
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_20_Q,
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_19_Q,
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_18_Q,
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_17_Q
,
      B(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_15_Q
,
      B(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_15_Q
,
      B(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_14_Q
,
      B(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_13_Q
,
      B(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_12_Q
,
      B(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_11_Q
,
      B(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_10_Q
,
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_9_Q,
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_8_Q,
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_7_Q,
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_6_Q,
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_5_Q,
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_4_Q,
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_3_Q,
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_2_Q,
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_1_Q,
      B(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_opt_has_pipe_first_q_0_Q,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_18_Q,
      C(31) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_17_Q,
      C(30) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_16_Q,
      C(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_15_Q,
      C(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_14_Q,
      C(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_13_Q,
      C(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_12_Q,
      C(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_11_Q,
      C(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_10_Q,
      C(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_9_Q,
      C(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_8_Q,
      C(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_7_Q,
      C(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_6_Q,
      C(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_5_Q,
      C(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_4_Q,
      C(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_3_Q,
      C(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_2_Q,
      C(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_1_Q,
      C(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_opt_has_pipe_first_q_0_Q,
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCOUT(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_32_Q
,
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_31_Q
,
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_30_Q
,
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_29_Q
,
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_28_Q
,
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_27_Q,
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_26_Q,
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_25_Q,
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_24_Q,
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_23_Q,
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_22_Q,
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_21_Q,
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_20_Q,
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_19_Q,
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_18_Q,
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_17_Q
,
      B(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_15_Q
,
      B(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_14_Q
,
      B(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_13_Q
,
      B(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_12_Q
,
      B(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_11_Q
,
      B(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_10_Q
,
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_9_Q,
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_8_Q,
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_7_Q,
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_6_Q,
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_5_Q,
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_4_Q,
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_3_Q,
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_2_Q,
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_1_Q,
      B(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_opt_has_pipe_first_q_0_Q,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_18_Q,
      C(31) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_17_Q,
      C(30) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_16_Q,
      C(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_15_Q,
      C(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_14_Q,
      C(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_13_Q,
      C(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_12_Q,
      C(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_11_Q,
      C(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_10_Q,
      C(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_9_Q,
      C(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_8_Q,
      C(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_7_Q,
      C(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_6_Q,
      C(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_5_Q,
      C(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_4_Q,
      C(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_3_Q,
      C(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_2_Q,
      C(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_1_Q,
      C(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_opt_has_pipe_first_q_0_Q,
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCOUT(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(9) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(8) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(7) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(6) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(5) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(4) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(3) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(2) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(1) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      A(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(9) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(8) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(7) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(6) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(5) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(4) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(3) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(2) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(1) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_18_Q,
      C(31) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_17_Q,
      C(30) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_16_Q,
      C(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_15_Q,
      C(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_14_Q,
      C(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_13_Q,
      C(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_12_Q,
      C(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_11_Q,
      C(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_10_Q,
      C(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_9_Q,
      C(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_8_Q,
      C(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_7_Q,
      C(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_6_Q,
      C(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_5_Q,
      C(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_4_Q,
      C(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_3_Q,
      C(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_2_Q,
      C(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_1_Q,
      C(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_opt_has_pipe_first_q_0_Q,
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCOUT(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_opt_has_pipe_first_q(14)
,
      B(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_opt_has_pipe_first_q(13)
,
      B(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(9) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(8) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(7) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(6) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(5) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(4) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(3) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(2) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(1) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(31) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(17)
,
      C(30) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(16)
,
      C(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(15)
,
      C(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(14)
,
      C(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(13)
,
      C(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(12)
,
      C(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(11)
,
      C(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(10)
,
      C(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(9)
,
      C(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(8)
,
      C(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(7)
,
      C(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(6)
,
      C(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(5)
,
      C(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(4)
,
      C(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(3)
,
      C(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(2)
,
      C(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(1)
,
      C(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_opt_has_pipe_first_q(0)
,
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCOUT(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(18),
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(17),
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(16),
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(15),
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(14),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(13),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(12),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(11),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(10),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(9),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(8),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(7),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(6),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(5),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(4),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(3),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(2),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_opt_has_pipe_first_q(1),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(47),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(46),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(45),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(44),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(43),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(42),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(41),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(40),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(39),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(38),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(37),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(36),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(35),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(34),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(33),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(32),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(31),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(30),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(29),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(28),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(27),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(26),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(25),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(24),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(23),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(22),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(21),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(20),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(19),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(18),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(17),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(15),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(14),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(13),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(12),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(11),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(10),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(9),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(8),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(7),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(6),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(5),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(4),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(3),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(2),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(1),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_extra_casc(0),
      B(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_15_Q
,
      B(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_14_Q
,
      B(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(9) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(8) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(7) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(6) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(5) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(4) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(3) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(2) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(1) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_opt_has_pipe_first_q,
      ALUMODE(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_opt_has_pipe_first_q,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(33),
      P(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(32),
      P(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(31),
      P(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(30),
      P(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(29),
      P(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(28),
      P(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(27),
      P(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(26),
      P(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(25),
      P(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(24),
      P(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(23),
      P(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(22),
      P(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(21),
      P(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(20),
      P(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(19),
      P(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(18),
      P(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(17),
      P(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(16),
      P(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(15),
      P(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(14),
      P(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(13),
      P(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(12),
      P(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(11),
      P(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(10),
      P(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(9),
      P(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(8),
      P(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(7),
      P(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(6),
      P(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(5),
      P(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(4),
      P(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(3),
      P(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(2),
      P(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(1),
      P(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_p_out_ed(0),
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(16),
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(15),
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(14),
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(13),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(12),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(11),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(10),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(9),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(8),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(7),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(6),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(5),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(4),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(3),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(2),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(1),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 47),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 46),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 45),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 44),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 43),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 42),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 41),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 40),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 39),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 38),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 37),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 36),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 35),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 34),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 33),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 32),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 31),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 30),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 29),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 28),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 27),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 26),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 25),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 24),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 23),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 22),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 21),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 20),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 19),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 18),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 17),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 15),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 14),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 13),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 12),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 11),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 10),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 9),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 8),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 7),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 6),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 5),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 4),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 3),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 2),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 1),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 0),
      B(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_16_Q,
      B(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_15_Q,
      B(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_14_Q,
      B(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_13_Q,
      B(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_12_Q,
      B(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_11_Q,
      B(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_10_Q,
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_9_Q,
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_8_Q,
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_7_Q,
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_6_Q,
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_5_Q,
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_4_Q,
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_3_Q,
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_2_Q,
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_opt_has_pipe_first_q_1_Q,
      B(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_18_Q,
      P(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_17_Q,
      P(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_16_Q,
      P(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_15_Q,
      P(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_14_Q,
      P(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_13_Q,
      P(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_12_Q,
      P(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_11_Q,
      P(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_10_Q,
      P(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_9_Q,
      P(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_8_Q,
      P(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_7_Q,
      P(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_6_Q,
      P(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_5_Q,
      P(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_4_Q,
      P(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_3_Q,
      P(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_2_Q,
      P(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_1_Q,
      P(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_0_Q,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(16),
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(15),
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(14),
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(13),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(12),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(11),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(10),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(9),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(8),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(7),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(6),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(5),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(4),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(3),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(2),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(1),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 47),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 46),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 45),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 44),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 43),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 42),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 41),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 40),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 39),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 38),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 37),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 36),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 35),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 34),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 33),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 32),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 31),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 30),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 29),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 28),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 27),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 26),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 25),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 24),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 23),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 22),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 21),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 20),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 19),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 18),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 17),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 15),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 14),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 13),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 12),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 11),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 10),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 9),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 8),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 7),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 6),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 5),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 4),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 3),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 2),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 1),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 0),
      B(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      B(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_16_Q,
      B(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_15_Q,
      B(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_14_Q,
      B(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_13_Q,
      B(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_12_Q,
      B(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_11_Q,
      B(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_10_Q,
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_9_Q,
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_8_Q,
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_7_Q,
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_6_Q,
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_5_Q,
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_4_Q,
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_3_Q,
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_2_Q,
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_opt_has_pipe_first_q_1_Q,
      B(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_47_Q,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_33_Q,
      P(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_32_Q,
      P(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_31_Q,
      P(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_30_Q,
      P(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_29_Q,
      P(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_28_Q,
      P(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_27_Q,
      P(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_26_Q,
      P(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_25_Q,
      P(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_24_Q,
      P(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_23_Q,
      P(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_22_Q,
      P(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_21_Q,
      P(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_20_Q,
      P(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_19_Q,
      P(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_18_Q,
      P(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_17_Q,
      P(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_16_Q,
      P(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_15_Q,
      P(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_14_Q,
      P(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_13_Q,
      P(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_12_Q,
      P(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_11_Q,
      P(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_10_Q,
      P(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_9_Q,
      P(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_8_Q,
      P(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_7_Q,
      P(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_6_Q,
      P(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_5_Q,
      P(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_4_Q,
      P(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_3_Q,
      P(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_2_Q,
      P(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_1_Q,
      P(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_0_Q,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(17),
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(16),
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(15),
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(14),
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(13),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(12),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(11),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(10),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(9),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(8),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(7),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(6),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(5),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(4),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(3),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(2),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(1),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_opt_has_pipe_first_q(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 47),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 46),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 45),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 44),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 43),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 42),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 41),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 40),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 39),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 38),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 37),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 36),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 35),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 34),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 33),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 32),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 31),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 30),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 29),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 28),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 27),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 26),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 25),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 24),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 23),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 22),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 21),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 20),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 19),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 18),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 17),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 15),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 14),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 13),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 12),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 11),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 10),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 9),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 8),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 7),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 6),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 5),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 4),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 3),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 2),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 1),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 0),
      B(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_16_Q,
      B(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_16_Q,
      B(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_15_Q,
      B(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_14_Q,
      B(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_13_Q,
      B(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_12_Q,
      B(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_11_Q,
      B(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_10_Q,
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_9_Q,
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_8_Q,
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_7_Q,
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_6_Q,
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_5_Q,
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_4_Q,
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_3_Q,
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_2_Q,
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_opt_has_pipe_first_q_1_Q,
      B(0) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_opt_has_pipe_pipe_2_0_1192,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(14),
      P(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(13),
      P(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(12),
      P(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(11),
      P(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(10),
      P(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(9),
      P(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(8),
      P(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(7),
      P(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(6),
      P(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(5),
      P(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(4),
      P(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(3),
      P(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(2),
      P(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(1),
      P(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(0),
      P(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_18_Q,
      P(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_17_Q,
      P(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_16_Q,
      P(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_15_Q,
      P(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_14_Q,
      P(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_13_Q,
      P(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_12_Q,
      P(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_11_Q,
      P(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_10_Q,
      P(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_9_Q,
      P(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_8_Q,
      P(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_7_Q,
      P(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_6_Q,
      P(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_5_Q,
      P(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_4_Q,
      P(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_3_Q,
      P(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_2_Q,
      P(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_1_Q,
      P(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_0_Q,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digit_mux(1, 15),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_digit_mux(1, 14),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_pp_digit_mux(14),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_opt_has_pipe_first_q(14)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_extra_pp_digit_mux(13),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_opt_has_pipe_first_q(13)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_16_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_17_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_18_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_19 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_19_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_20 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_20_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_21 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_21_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_22 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_22_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_23 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_24 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_24_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_25 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_25_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_26 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_26_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_27 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_27_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_28 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_28_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_29 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_29_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_30 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_30_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_31 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_31_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_32 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_32_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_33 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_33_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_33_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_34 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_34_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_34_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_35 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_35_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_35_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_36 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_36_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_36_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_37 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_37_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_37_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_38 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_38_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_38_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_39 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_39_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_39_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_40 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_40_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_40_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_41 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_41_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_41_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_42 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_42_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_42_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_43 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_43_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_43_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_44 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_44_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_44_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_45 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_45_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_45_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_46_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_46_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_47 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_47_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_47_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_48 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_48_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_48_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_49 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_49_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_49_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_50 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_50_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_50_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_51 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_51_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_51_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_52 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_52_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_52_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_53 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_53_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_53_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_54 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_54_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_54_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_55 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_55_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_55_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_56 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_56_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_56_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_57 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_57_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_57_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_58 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_58_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_58_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_59 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_59_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_59_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_60 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_60_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_60_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_61 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_61_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_61_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_62 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_62_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_62_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_63 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_63_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_63_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_64 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_64_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_64_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_65 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_65_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_65_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_66 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_66_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_66_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_67 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_67_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_67_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_68 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_68_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_68_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_69 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_69_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_69_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_70 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_70_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_70_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_71 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_71_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_71_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_72 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_72_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_72_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_73 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_73_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_73_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_74 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_74_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_74_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_75 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_75_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_75_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_76 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_76_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_76_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_77 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_77_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_77_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_78 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_78_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_78_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_79 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_79_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_79_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_80 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_80_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_80_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_81 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_81_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_81_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_82 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_82_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_82_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_83 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_83_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_83_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_84 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_84_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_84_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_85 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_85_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_85_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_86 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_86_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_86_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_87 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_87_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_87_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_88 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_88_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_88_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_89 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_89_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_89_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_90 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_90_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_90_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_91 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_91_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_91_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_92 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_92_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_92_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_93 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_5_93_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_93_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_94 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_opt_has_pipe_first_q_94_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_16_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_17_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_18_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_19 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_19_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_20 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_20_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_21 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_21_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_22 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_22_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_23 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_24 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_24_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_25 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_25_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_26 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_26_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_27 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_27_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_28 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_28_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_29 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_29_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_30 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_30_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_31 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_31_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_32 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_32_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_33 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_33_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_33_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_34 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_34_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_34_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_35 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_35_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_35_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_36 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_36_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_36_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_37 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_37_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_37_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_38 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_38_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_38_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_39 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_39_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_39_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_40 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_40_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_40_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_41 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_41_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_41_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_42 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_42_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_42_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_43 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_43_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_43_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_44 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_44_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_44_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_45 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_3_45_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_45_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_opt_has_pipe_first_q_46_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_16_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_17_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_18_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_19 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_19_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_20 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_20_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_21 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_21_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_22 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_22_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_23 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_24 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_24_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_24_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_25 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_25_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_25_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_26 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_26_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_26_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_27 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_27_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_27_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_28 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_28_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_28_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_29 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_29_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_29_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_30 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_30_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_30_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_31 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_31_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_31_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_32 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_32_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_32_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_33 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_mux_1_33_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_33_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_opt_has_pipe_pipe_8(31),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_opt_has_pipe_first_q_34_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 6),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 5),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 4),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 3),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 2),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 1),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout2(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout2(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(2),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(3),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(4),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(5),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(6),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(7),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(8),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(9),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(10),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(11),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(12),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(13),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(17)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(14),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(18)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout1(15),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(19)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout1(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(20)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_parout1(1),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(21)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_sign_op_584,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op_0 : FDRSE
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_Madd_EXP_OUT_lut(0),
      R => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op_1 : FDRSE
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(1),
      R => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op_2 : FDRSE
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(2),
      R => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op_3 : FDRSE
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(3),
      R => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op_4 : FDRSE
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(4),
      R => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op_5 : FDRSE
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_op_exp(5),
      R => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_exp_op(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_sign_op : FDRSE
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_IP_SIGN_DELAY_RTL_delay_4_583
,
      R => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_sign_op_584
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_0 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_0_GND_193_o_MUX_136_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_1 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_1_GND_193_o_MUX_135_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_2 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_2_GND_193_o_MUX_134_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_3 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_3_GND_193_o_MUX_133_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_4 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_4_GND_193_o_MUX_132_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_5 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_5_GND_193_o_MUX_131_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_6 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_6_GND_193_o_MUX_130_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_7 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_7_GND_193_o_MUX_129_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_8 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_8_GND_193_o_MUX_128_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_9 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_9_GND_193_o_MUX_127_o
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_10 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_10_GND_193_o_MUX_126_o
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_11 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_11_GND_193_o_MUX_125_o
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_12 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_12_GND_193_o_MUX_124_o
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_13 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_13_GND_193_o_MUX_123_o
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_14 : FD
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op_14_GND_193_o_MUX_94_o
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_OP_mant_op(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(7)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(6)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(5)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(4)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(3)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(2)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(1)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(0)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_Q_DEL_RTL_delay_0(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_carry_rnd2,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(0)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_0_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_carry_rnd2,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(0)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_1_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(1)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(1)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_1_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(1)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(1)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_2_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(2)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(2)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_2_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(2)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(2)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_3_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(3)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(3)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_3_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(3)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(3)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_4_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(4)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(4)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_4_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(4)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(4)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_5_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(5)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(5)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_5_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(5)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(5)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_6_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(6)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(6)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_6_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(6)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd2(6)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_CHAIN_GEN_7_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_carry(7)
,
      LI => BU2_N1,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND2_q_int(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(7)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(6)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(5)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(4)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(3)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(2)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(1)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(0)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_Q_DEL_RTL_delay_0(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_round_rnd1,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(0)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_0_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_round_rnd1,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(0)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_1_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(1)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(1)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_1_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(1)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(1)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_2_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(2)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(2)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_2_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(2)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(2)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_3_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(3)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(3)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_3_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(3)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(3)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_4_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(4)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(4)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_4_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(4)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(4)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_5_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(5)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(5)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_5_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(5)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(5)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_6_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(6)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(6)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_6_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(6)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(6)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_7_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(7)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(7)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_carry_rnd2
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_CHAIN_GEN_7_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_carry(7)
,
      LI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_mant_shifted_rnd1(7)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_LOGIC_RND1_q_int(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX_rt_490
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_carry(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_CHAIN_GEN_1_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_carry(1)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_carry(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_CHAIN_GEN_2_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_RND1_carry(2)
,
      DI => BU2_N1,
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_RND_BIT_GEN_MODE_NO_NORM_1_OR_0_STRUCT_REQ_GENERAL_LUT6_CHAIN_a_ip(2)
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_ROUND_round_rnd1
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_0_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(1)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_0_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_1_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(2)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_2_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(3)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_2_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_3_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(4)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_3_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_4_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(5)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_5_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(6)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_5_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_6_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(7)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_6_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_7_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(8)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(0),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_1_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(1)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(1),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_2_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(2)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(2),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_3_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(3)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(3),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_4_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(4)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(4),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_5_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(5)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(5),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_6_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(6)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(6),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_7_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(7)
,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(7),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_1_carry(8)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_2_CC_CHAIN_GEN_0_NO_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_2_CC_carry(1)
,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_8_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_A_Z_DET_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_all_bits_zero_del,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_A_Z_DET_RTL_delay_0_0_462

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_OP_DEL_RTL_delay_0_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_0_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_1_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_DIST_DEL_RTL_delay_0_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_int
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_OP_DEL_RTL_delay_0_0_450

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_DIST_DEL_RTL_delay_0_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_2_CC_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_chunk_is_zero(8),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ZERO_DET_CC_2_CC_carry(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_3_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_3_Q
,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_2_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_2_Q
,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_1_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_1_Q
,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_a_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_c_int_8_Q,
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_op_int_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_3_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_3_Q
,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_2_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_2_Q
,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_1_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_1_Q
,
      I1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_a_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_rt_427
,
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_norm_dist_skew_4_Q,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_0_op_int_0_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_op_a,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_op_b,
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      O => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_O_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_a,
      I1 => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_b,
      S => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_RTL_delay_0_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_LZE_ENCODE_1_MUX_0_op_int

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(0)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(1)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(2)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(3)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(4)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(5)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(6)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(7)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(8)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(9)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(10)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(11)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(12)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(13)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(14)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(15)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(16)
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_Z_C_DEL_RTL_delay_0(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_4_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_5_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_6_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_7_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_8_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_9_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_10_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_11_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_12_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_13_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_14_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_15_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_shifted_temp_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_RTL_delay_0_16_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_1_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_2_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_3_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_4_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_5_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_6_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_7_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_8_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_9_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_10_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_11_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_12_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_13_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_14_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_15_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_shifted_temp_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_RTL_delay_0_16_Q

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(0),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(1),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(2),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(3),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(4),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(5),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(6),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(6)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(7),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(7)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(8),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(8)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(9),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(9)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(10),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(10)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(11),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(11)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(12),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(12)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(13),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(13)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(14),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(14)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(15),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(15)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(16),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_Q_DEL_RTL_delay_0(16)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_0_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => divisor_3(15),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(0),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_0_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => divisor_3(15),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(0),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(0)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_1_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(1),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(1),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_1_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(1),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(1),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(1)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_2_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(2),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(2),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_2_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(2),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(2),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(2)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_3_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(3),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(3),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_3_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(3),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(3),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(3)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_4_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(4),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(4),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_4_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(4),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(4),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(4)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_5_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(5),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(5),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_5_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(5),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(5),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(5)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_6_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(6),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(6),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_6_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(6),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(6),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(6)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_7_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(7),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(7),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_7_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(7),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(7),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(7)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_8_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(8),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(8),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_8_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(8),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(8),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(8)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_9_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(9),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(9),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_9_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(9),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(9),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(9)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_10_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(10),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(10),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_10_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(10),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(10),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(10)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_11_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(11),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(11),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_11_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(11),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(11),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(11)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_12_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(12),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(12),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_12_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(12),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(12),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(12)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_13_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(13),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(13),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_13_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(13),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(13),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(13)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_14_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(14),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(14),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_14_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(14),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_xor_a(14),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(14)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_15_NO_RLOCS_C_MUX_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(15),
      DI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      S => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_15_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(15),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(15)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_CHAIN_GEN_16_NO_RLOCS_Q_XOR_SUM_XOR : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_carry(16),
      LI => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      O => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_M_ABS_q_int(16)
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(5),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(5)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(4),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(4)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(3),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(3)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(2),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(2)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(1),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(1)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_exp_norm(0),
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_FIX_TO_FLT_OP_SPD_OP_EXP_EXP_MOD_DEL_RTL_delay_0(0)

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_new_data,
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_NEW_CODE_ND_DEL_DEL_GT_1_delay_line_1_Q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(0),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      Q => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux,
      Q => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_N1,
      A(28) => BU2_N1,
      A(27) => BU2_N1,
      A(26) => BU2_N1,
      A(25) => BU2_N1,
      A(24) => BU2_N1,
      A(23) => BU2_N1,
      A(22) => BU2_N1,
      A(21) => BU2_N1,
      A(20) => BU2_N1,
      A(19) => BU2_N1,
      A(18) => BU2_N1,
      A(17) => BU2_N1,
      A(16) => BU2_N1,
      A(15) => BU2_N1,
      A(14) => BU2_N1,
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(13),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(12),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(11),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(10),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(9),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(8),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(7),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(6),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(5),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(4),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(3),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(2),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(1),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_fullprim_dataout2(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(16),
      B(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(16),
      B(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(15),
      B(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(14),
      B(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(13),
      B(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(12),
      B(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_opt_has_pipe_pipe_2(11),
      B(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(39) => BU2_N1,
      C(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(21),
      C(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(20),
      C(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(19),
      C(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(18),
      C(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(17),
      C(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(16),
      C(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(15),
      C(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(14),
      C(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(13),
      C(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(12),
      C(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(11),
      C(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(10),
      C(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(9),
      C(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(8),
      C(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(7),
      C(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(6),
      C(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(5),
      C(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(4),
      C(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(3),
      C(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(2),
      C(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(1),
      C(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_opt_has_pipe_first_q(0),
      C(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      P(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(17),
      P(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(16),
      P(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(15),
      P(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(14),
      P(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(13),
      P(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(12),
      P(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(11),
      P(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(10),
      P(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(9),
      P(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(8),
      P(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(7),
      P(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(6),
      P(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(5),
      P(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(4),
      P(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(3),
      P(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(2),
      P(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(1),
      P(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(15),
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(14),
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(13),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(12),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(11),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(10),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(9),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(8),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(7),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(6),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(5),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(4),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(3),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(2),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(1),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_opt_has_pipe_pipe_5(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      B(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(17),
      B(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(16),
      B(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(15),
      B(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(14),
      B(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(13),
      B(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(12),
      B(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(11),
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(10),
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(9),
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(8),
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(7),
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(6),
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(5),
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(4),
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(3),
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(2),
      B(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_estimate(1),
      C(47) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(46) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(45) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(44) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(43) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(42) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(41) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(40) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(39) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(38) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(37) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(36) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(35) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(34) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(33) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(32) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(31) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(30) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_top_digit_i_extra_digit_reg_opt_has_pipe_first_q_0_Q
,
      C(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(14),
      C(13) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(13),
      C(12) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(12),
      C(11) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(11),
      C(10) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(10),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(9),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(8),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(7),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(6),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(5),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(4),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(3),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(2),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(1),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_opt_has_pipe_first_q(0),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_opt_has_pipe_first_q,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_opt_has_pipe_first_q,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(16),
      P(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(15),
      P(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(14),
      P(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(13),
      P(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(12),
      P(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(11),
      P(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(10),
      P(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(9),
      P(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(8),
      P(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(7),
      P(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(6),
      P(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(5),
      P(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(4),
      P(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(3),
      P(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(2),
      P(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(1),
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_single_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEA2 => BU2_N1,
      CEB1 => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CLK => clk,
      RSTA => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTB => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTC => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTCTRL => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTP => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTM => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      RSTALLCARRYIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      PCIN(47) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(46) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(45) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(44) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(43) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(42) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(41) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(40) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(39) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(38) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(37) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(36) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(35) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(34) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(33) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(32) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(31) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(30) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      PCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      B(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      B(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      B(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      B(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(14),
      B(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(13),
      B(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(12),
      B(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(11),
      B(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(10),
      B(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(9),
      B(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(8),
      B(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(7),
      B(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(6),
      B(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(5),
      B(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(4),
      B(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(3),
      B(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(2),
      B(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(1),
      B(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(0),
      C(47) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(29)
,
      C(46) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(29)
,
      C(45) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(29)
,
      C(44) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(29)
,
      C(43) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(29)
,
      C(42) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(28)
,
      C(41) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(27)
,
      C(40) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(26)
,
      C(39) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(25)
,
      C(38) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(24)
,
      C(37) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(23)
,
      C(36) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(22)
,
      C(35) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(21)
,
      C(34) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(20)
,
      C(33) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(19)
,
      C(32) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(18)
,
      C(31) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(17)
,
      C(30) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(16)
,
      C(29) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(15)
,
      C(28) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(14)
,
      C(27) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(13)
,
      C(26) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(12)
,
      C(25) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(11)
,
      C(24) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(10)
,
      C(23) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(9)
,
      C(22) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(8)
,
      C(21) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(7)
,
      C(20) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(6)
,
      C(19) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(5)
,
      C(18) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(4)
,
      C(17) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(3)
,
      C(16) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(2)
,
      C(15) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(1)
,
      C(14) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_opt_has_pipe_pipe_2(0)
,
      C(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_opt_has_pipe_first_q(2),
      C(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      C(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      CARRYINSEL(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(5) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_opmode(5)
,
      OPMODE(4) => 
BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_opmode(5)
,
      OPMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      BCIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ALUMODE(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => quotient_4(31),
      P(41) => quotient_4(30),
      P(40) => quotient_4(29),
      P(39) => quotient_4(28),
      P(38) => quotient_4(27),
      P(37) => quotient_4(26),
      P(36) => quotient_4(25),
      P(35) => quotient_4(24),
      P(34) => quotient_4(23),
      P(33) => quotient_4(22),
      P(32) => quotient_4(21),
      P(31) => quotient_4(20),
      P(30) => quotient_4(19),
      P(29) => NlwRenamedSig_OI_quotient(18),
      P(28) => NlwRenamedSig_OI_quotient(17),
      P(27) => NlwRenamedSig_OI_quotient(16),
      P(26) => NlwRenamedSig_OI_quotient(15),
      P(25) => NlwRenamedSig_OI_quotient(14),
      P(24) => NlwRenamedSig_OI_quotient(13),
      P(23) => NlwRenamedSig_OI_quotient(12),
      P(22) => NlwRenamedSig_OI_quotient(11),
      P(21) => NlwRenamedSig_OI_quotient(10),
      P(20) => NlwRenamedSig_OI_quotient(9),
      P(19) => NlwRenamedSig_OI_quotient(8),
      P(18) => NlwRenamedSig_OI_quotient(7),
      P(17) => NlwRenamedSig_OI_quotient(6),
      P(16) => NlwRenamedSig_OI_quotient(5),
      P(15) => NlwRenamedSig_OI_quotient(4),
      P(14) => NlwRenamedSig_OI_quotient(3),
      P(13) => NlwRenamedSig_OI_quotient(2),
      P(12) => NlwRenamedSig_OI_quotient(1),
      P(11) => NlwRenamedSig_OI_quotient(0),
      P(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(10),
      P(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(9),
      P(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(8),
      P(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(7),
      P(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(6),
      P(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(5),
      P(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(4),
      P(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(3),
      P(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(2),
      P(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(1),
      P(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(0),
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(28) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(27) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(26) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(25) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(24) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(23) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(22) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(21) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(20) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(19) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(18) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(17) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(16) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(15) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(14) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(13) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(12) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(11) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(10) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(9) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(8) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(7) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(6) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(5) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(4) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(3) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(2) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(1) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACIN(0) => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_trivial_i_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_XST_VCC : VCC
    port map (
      P => BU2_N1
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_U0_i_synth_opt_i_zero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16)
    );

end STRUCTURE;

-- synthesis translate_on
