;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME: DUALADC8_1.inc
;;   Version: 1.20, Updated on 2013/5/19 at 10:43:29
;;  Generated by PSoC Designer 5.4.2946
;;
;;  DESCRIPTION: Assembler declarations for the DualADC8 user module interface
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

include "m8c.inc"


;--------------------------------------------------
; Constants for DUALADC8_1 API's.
;--------------------------------------------------

; Counter1 Constants
DUALADC8_1_bfCounter1_Mask:            equ   04h
DUALADC8_1_bfCounter1_INT_REG:         equ   0e1h

; Counter2 Constants
DUALADC8_1_bfCounter2_Mask:            equ   20h
DUALADC8_1_bfCounter2_INT_REG:         equ   0e1h

; PWM Constants
DUALADC8_1_bfPWM16_Mask:               equ   10h
DUALADC8_1_bfPWM16_INT_REG:            equ   0e1h

; Power Settings
DUALADC8_1_bfPOWERMASK:                equ   03h
DUALADC8_1_OFF:                        equ   00h
DUALADC8_1_LOWPOWER:                   equ   01h
DUALADC8_1_MEDPOWER:                   equ   02h
DUALADC8_1_HIGHPOWER:                  equ   03h

; Parameter Settings
DUALADC8_1_fCOMPARE_TRUE:              equ   08h      ; Bit to enable compare True interrupts

; Functionality constants
DUALADC8_1_fFSW0:                      equ   10h      ; Switch Cap FSW0 switch enable
DUALADC8_1_NoAZ:                       equ   01h      ; Set if AutoZero is no enabled
DUALADC8_1_fAutoZero:                  equ   20h      ; Switch Cap AutoZero switch enable
DUALADC8_1_fDBLK_ENABLE:               equ   01h      ; Digital block enable bit
DUALADC8_1_fPULSE_WIDE:                equ   04h      ; Enable wide terminal count pulse.

; fStatus definitions
DUALADC8_1_fDATA_READY:                equ   10h      ; This bit is set when data is available

; Data Format
DUALADC8_1_DATA_FORMAT:                equ   1


;--------------------------------------------------
; Register Address Constants for DUALADC8_1
;--------------------------------------------------
; Integrator1 Block Register Definitions
DUALADC8_1_bfADC1cr0:   equ 80h
DUALADC8_1_bfADC1cr1:   equ 81h
DUALADC8_1_bfADC1cr2:   equ 82h
DUALADC8_1_bfADC1cr3:   equ 83h
; Integrator2 Block Register Definitions
DUALADC8_1_bfADC2cr0:   equ 84h
DUALADC8_1_bfADC2cr1:   equ 85h
DUALADC8_1_bfADC2cr2:   equ 86h
DUALADC8_1_bfADC2cr3:   equ 87h

; Counter1 Block Register Definitions
DUALADC8_1_fCounter1FN: equ 28h
DUALADC8_1_fCounter1SL: equ 29h
DUALADC8_1_fCounter1OS: equ 2ah
DUALADC8_1_bCount1: equ 28h
DUALADC8_1_bPeriod1:    equ 29h
DUALADC8_1_bCompare1:   equ 2ah
DUALADC8_1_bCounter1_CR0:   equ 2bh

; Counter2 Block Register Definitions
DUALADC8_1_fCounter2FN: equ 34h
DUALADC8_1_fCounter2SL: equ 35h
DUALADC8_1_fCounter2OS: equ 36h
DUALADC8_1_bCount2: equ 34h
DUALADC8_1_bPeriod2:    equ 35h
DUALADC8_1_bCompare2:   equ 36h
DUALADC8_1_bCounter2_CR0:   equ 37h


; PWM16 Block Register Definitions
DUALADC8_1_bfPWM_LSB_FN:    equ 2ch
DUALADC8_1_bfPWM_MSB_FN:    equ 30h
DUALADC8_1_fPWM_LSB_CR0:    equ 2fh
DUALADC8_1_fPWM_MSB_CR0:    equ 33h
DUALADC8_1_bPWM_Count_MSB:  equ 30h
DUALADC8_1_bPWM_Count_LSB:  equ 2ch
DUALADC8_1_bPWM_Period_MSB: equ 31h
DUALADC8_1_bPWM_Period_LSB: equ 2dh
DUALADC8_1_bPWM_IntTime_MSB:    equ 32h
DUALADC8_1_bPWM_IntTime_LSB:    equ 2eh
DUALADC8_1_bfPWM_LSB_FN:    equ 2ch
DUALADC8_1_bfPWM_MSB_FN:    equ 30h


; end of file DUALADC8_1.inc
