#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Nov 17 17:54:02 2017
# Process ID: 448
# Current directory: D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.runs/synth_1
# Command line: vivado.exe -log Top_Level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl
# Log file: D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.runs/synth_1/Top_Level.vds
# Journal file: D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Level.tcl -notrace
Command: synth_design -top Top_Level -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 307.285 ; gain = 80.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd:42]
INFO: [Synth 8-3491] module 'DeBounce' declared at 'D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Switch_Debounce.vhd:4' bound to instance 'debouncer' of component 'DeBounce' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd:62]
INFO: [Synth 8-638] synthesizing module 'DeBounce' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Switch_Debounce.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'DeBounce' (1#1) [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Switch_Debounce.vhd:10]
INFO: [Synth 8-3491] module 'DeBounce' declared at 'D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Switch_Debounce.vhd:4' bound to instance 'debouncer' of component 'DeBounce' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd:62]
INFO: [Synth 8-3491] module 'DeBounce' declared at 'D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Switch_Debounce.vhd:4' bound to instance 'debouncer' of component 'DeBounce' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd:62]
INFO: [Synth 8-3491] module 'DeBounce' declared at 'D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Switch_Debounce.vhd:4' bound to instance 'debounceReset' of component 'DeBounce' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd:69]
INFO: [Synth 8-3491] module 'FSM' declared at 'D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:34' bound to instance 'uut' of component 'FSM' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd:74]
INFO: [Synth 8-638] synthesizing module 'FSM' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'FSM' (2#1) [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (3#1) [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.613 ; gain = 120.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.613 ; gain = 120.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/constrs_1/imports/ECE524_PRELAB8/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/constrs_1/imports/ECE524_PRELAB8/Zedboard-Master.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/constrs_1/imports/ECE524_PRELAB8/Zedboard-Master.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/constrs_1/imports/ECE524_PRELAB8/Zedboard-Master.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/constrs_1/imports/ECE524_PRELAB8/Zedboard-Master.xdc:375]
Finished Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/constrs_1/imports/ECE524_PRELAB8/Zedboard-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/constrs_1/imports/ECE524_PRELAB8/Zedboard-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 668.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pulse_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "push" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element nextState_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:65]
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:65]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state1 |                             0000 |                             0000
               prealarm2 |                             0001 |                             0101
                  state2 |                             0010 |                             0001
                  state3 |                             0011 |                             0010
                  state4 |                             0100 |                             0011
                  unlock |                             0101 |                             0100
               prealarm3 |                             0110 |                             0110
               prealarm4 |                             0111 |                             0111
                prereset |                             1000 |                             1010
                  alarm1 |                             1001 |                             1000
                  alarm2 |                             1010 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element nextState_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  36 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DeBounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  36 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "debounceReset/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounceReset/push" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounceReset/pulse_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[0].debouncer/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[0].debouncer/push" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[0].debouncer/pulse_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[1].debouncer/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[1].debouncer/push" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[1].debouncer/pulse_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[2].debouncer/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[2].debouncer/push" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncers[2].debouncer/pulse_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |   124|
|4     |LUT2   |     5|
|5     |LUT3   |   128|
|6     |LUT4   |    11|
|7     |LUT5   |     5|
|8     |LUT6   |    54|
|9     |MUXF7  |     3|
|10    |FDCE   |     4|
|11    |FDRE   |   136|
|12    |LD     |     4|
|13    |IBUF   |     5|
|14    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-----------+------+
|      |Instance                    |Module     |Cells |
+------+----------------------------+-----------+------+
|1     |top                         |           |   520|
|2     |  debounceReset             |DeBounce   |   120|
|3     |  \debouncers[0].debouncer  |DeBounce_0 |   120|
|4     |  \debouncers[1].debouncer  |DeBounce_1 |   120|
|5     |  \debouncers[2].debouncer  |DeBounce_2 |   120|
|6     |  uut                       |FSM        |    26|
+------+----------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 668.012 ; gain = 120.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 668.012 ; gain = 441.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

45 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.012 ; gain = 445.609
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/ECE524_PRELAB8/ECE524_PRELAB8.runs/synth_1/Top_Level.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 668.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 17:54:32 2017...
