$date
  Wed Feb 05 18:35:07 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module reg8_tb $end
$var reg 1 ! clk $end
$var reg 8 " d[7:0] $end
$var reg 8 # q[7:0] $end
$scope module mapping $end
$var reg 8 $ d[7:0] $end
$var reg 1 % clk $end
$var reg 8 & q[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
bZZZZZZZZ "
b00000000 #
bZZZZZZZZ $
0%
b00000000 &
#1000000
#2000000
1!
b00000001 "
b00000001 #
b00000001 $
1%
b00000001 &
#3000000
0!
0%
#4000000
bZZZZZZZZ "
bZZZZZZZZ $
#5000000
#8000000
