// Seed: 219276566
module module_0;
  wire id_1 = id_1;
  assign id_2[1 : 1] = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  for (id_12 = 1; -1; id_6 = id_5) id_13 : assert property (@(1) id_5);
  module_0 modCall_1 ();
  assign id_11 = id_2[1].id_5;
  nor primCall (id_1, id_10, id_12, id_13, id_2, id_3, id_5, id_6, id_8);
endmodule
