# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../AppData/Roaming/Xilinx/Vivado/test_CLA_ADDER.vhd" \

# Do not sort compile order
nosort
