(footprint "Z03A" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>TO-92</b><p>\nNational Semiconductor Z03A")
  (fp_text reference ">NAME" (at -1.905 -2.54) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 9fd8bd65-4350-472c-8af6-4d0111bc5cda)
  )
  (fp_text value ">VALUE" (at -1.905 3.175) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp cb3b2f0e-da70-4b41-9a57-fcfa2530ebbb)
  )
  (fp_line (start -1.9558 1.27) (end 1.9558 1.27) (layer "F.SilkS") (width 0.254) (tstamp 27d687cc-c6a4-4202-b3a5-29bbd70cc1fc))
  (fp_line (start -2.2098 0) (end -1.9558 1.27) (layer "F.SilkS") (width 0.254) (tstamp 3506c9b3-2fa8-4d03-86a6-495d9e12901e))
  (fp_line (start 1.9558 1.27) (end 2.2098 0) (layer "F.SilkS") (width 0.254) (tstamp 96089e72-15ba-457e-ad43-09bf370c5c9a))
  (fp_arc (start -2.2098 0) (mid 0 -2.2098) (end 2.2098 0) (layer "F.SilkS") (width 0.254) (tstamp 675f7e84-12e1-4edf-9b59-c002f9d55bf9))
  (pad "1" thru_hole roundrect (at -1.27 0) (size 1.1176 1.1176) (drill 0.6096) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp c2579d96-bb50-4330-ba9b-73f8c9e7a712))
  (pad "2" thru_hole roundrect (at 0 0) (size 1.1176 1.1176) (drill 0.6096) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 3586d48a-4eae-4cf4-86fb-03bf313a2485))
  (pad "3" thru_hole roundrect (at 1.27 0) (size 1.1176 1.1176) (drill 0.6096) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp fd4fd2d3-6563-4d26-9bb4-9e491a753c15))
)
