//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux jd4691@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Wed Jun 23 01:07:32 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log630732b82c1.0"
# Warning: set_working_dir: Directory '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand' not writable, using /tmp
dofile /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/setup.tcl
dofile /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/setup.tcl
# > puts "Catapult Online Training: Module 3"
# Catapult Online Training: Module 3
# > puts "In this lab, you will simulate the FIR filter"
# In this lab, you will simulate the FIR filter
# > puts "  with bit-accurate AC Datatypes"
#   with bit-accurate AC Datatypes
# > set sfd [file dirname [info script]]
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4
# > solution new -state initial
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# solution.v2
# > solution options defaults
# > flow package require /SCVerify
# 10.4.1
# > flow package option set /SCVerify/INVOKE_ARGS "[file join $sfd coefficients.csv] [file join $sfd samples.csv] [file join $sfd filter_output.csv]"
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/coefficients.csv /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/samples.csv /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/filter_output.csv
# > solution file add ${sfd}/src/fir_filter.cpp
# /INPUTFILES/1
# > solution file add ${sfd}/src/fir_filter_tb.cpp -exclude true
# /INPUTFILES/2
# > solution file add ${sfd}/src/csvparser.cpp -exclude true
# /INPUTFILES/3
# > go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Moving session transcript to file "/tmp/catapult.log"
# Front End called with arguments: -- /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/src/fir_filter.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: /usr/include/gnu/stubs.h(7): cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 0.04 seconds, memory usage 1314784kB, peak memory usage 1314784kB (SOL-9)
# > end dofile /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/setup.tcl
# Error: go analyze: Failed analyze
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/src/fir_filter.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(12): Pragma 'hls_design<top>' detected on routine 'fir_filter' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.68 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'fir_filter.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Found top design routine 'fir_filter' specified by directive (CIN-52)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Synthesizing routine 'fir_filter' (CIN-13)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Inlining routine 'fir_filter' (CIN-14)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Optimizing block '/fir_filter' ... (CIN-4)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(14): INOUT port 'b' is only used as an input. (OPT-10)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(15): INOUT port 'y' is only used as an output. (OPT-11)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(19): Loop '/fir_filter/core/SHIFT_LOOP' iterated at most 126 times. (LOOP-2)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(29): Loop '/fir_filter/core/MAC_LOOP' iterated at most 127 times. (LOOP-2)
# Design 'fir_filter' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/tmp/Catapult/fir_filter.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir_filter.v1': elapsed time 1.47 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 63, Real ops = 19, Vars = 14 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1926-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'fir_filter.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'fir_filter.v1': elapsed time 0.75 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 63, Real ops = 19, Vars = 14 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'fir_filter.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir_filter.v1': elapsed time 0.07 seconds, memory usage 1446360kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 64, Real ops = 19, Vars = 14 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'fir_filter.v1' (SOL-8)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(19): Loop '/fir_filter/core/SHIFT_LOOP' is left rolled. (LOOP-4)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(29): Loop '/fir_filter/core/MAC_LOOP' is left rolled. (LOOP-4)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Loop '/fir_filter/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir_filter.v1': elapsed time 0.02 seconds, memory usage 1446360kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 70, Real ops = 19, Vars = 17 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir_filter.v1' (SOL-8)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(18): Memory Resource '/fir_filter/core/x:rsc' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 127 x 3). (MEM-4)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): I/O-Port Resource '/fir_filter/i_sample:rsc' (from var: i_sample) mapped to 'ccs_ioport.ccs_in' (size: 3). (MEM-2)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(14): Memory Resource '/fir_filter/b:rsc' (from var: b) mapped to 'amba.ccs_axi4_slave_mem' (size: 127 x 10). (MEM-4)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(15): I/O-Port Resource '/fir_filter/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_out' (size: 9). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir_filter.v1': elapsed time 0.78 seconds, memory usage 1446360kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 82, Real ops = 21, Vars = 19 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir_filter.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'fir_filter.v1': elapsed time 0.02 seconds, memory usage 1446360kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 82, Real ops = 21, Vars = 19 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir_filter.v1' (SOL-8)
# Design 'fir_filter' contains '21' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir_filter.v1': elapsed time 0.26 seconds, memory usage 1446360kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 99, Real ops = 21, Vars = 20 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'fir_filter.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir_filter/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(29): Prescheduled LOOP '/fir_filter/core/MAC_LOOP' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(19): Prescheduled LOOP '/fir_filter/core/SHIFT_LOOP' (3 c-steps) (SCHD-7)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Prescheduled LOOP '/fir_filter/core/main' (5 c-steps) (SCHD-7)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(18): Prescheduled LOOP '/fir_filter/core/x:vinit' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Prescheduled LOOP '/fir_filter/core/core:rlp' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Prescheduled SEQUENTIAL '/fir_filter/core' (total length 892 c-steps) (SCHD-8)
# Info: $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Initial schedule of SEQUENTIAL '/fir_filter/core': Latency = 635, Area (Datapath, Register, Total) = 1166.00, 0.00, 1166.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Final schedule of SEQUENTIAL '/fir_filter/core': Latency = 635, Area (Datapath, Register, Total) = 1166.00, 0.00, 1166.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir_filter.v1': elapsed time 0.22 seconds, memory usage 1446360kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 99, Real ops = 21, Vars = 20 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'fir_filter.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir_filter/core' (CRAAS-1)
# Global signal 'i_sample:rsc.dat' added to design 'fir_filter' for component 'i_sample:rsci' (LIB-3)
# Info: $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(13): Creating buffer for wait controller for component 'i_sample:rsc' (SCHD-46)
# Global signal 'b:rsc.AWID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWADDR' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWLEN' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWSIZE' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWBURST' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWLOCK' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWCACHE' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWPROT' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWQOS' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWREGION' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWUSER' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWVALID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.AWREADY' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.WDATA' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.WSTRB' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.WLAST' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.WUSER' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.WVALID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.WREADY' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.BID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.BRESP' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.BUSER' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.BVALID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.BREADY' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARADDR' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARLEN' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARSIZE' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARBURST' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARLOCK' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARCACHE' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARPROT' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARQOS' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARREGION' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARUSER' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARVALID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.ARREADY' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.RID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.RDATA' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.RRESP' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.RLAST' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.RUSER' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.RVALID' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.RREADY' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Info: $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(30): Not creating buffer for wait controller for component 'b:rsc' (SCHD-46)
# Info: $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp(30): Not creating buffer for wait controller for component 'b:rsc' (SCHD-46)
# Global signal 'b:rsc.tr_write_done' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.s_tdone' added to design 'fir_filter' for component 'b:rsci' (LIB-3)
# Global signal 'y:rsc.dat' added to design 'fir_filter' for component 'y:rsci' (LIB-3)
# Global signal 'x:rsc.clken' added to design 'fir_filter' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.q' added to design 'fir_filter' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.radr' added to design 'fir_filter' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.we' added to design 'fir_filter' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.d' added to design 'fir_filter' for component 'x:rsci' (LIB-3)
# Global signal 'x:rsc.wadr' added to design 'fir_filter' for component 'x:rsci' (LIB-3)
# Global signal 'i_sample:rsc.triosy.lz' added to design 'fir_filter' for component 'i_sample:rsc.triosy:obj' (LIB-3)
# Global signal 'b:rsc.triosy.lz' added to design 'fir_filter' for component 'b:rsc.triosy:obj' (LIB-3)
# Global signal 'y:rsc.triosy.lz' added to design 'fir_filter' for component 'y:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir_filter.v1': elapsed time 3.53 seconds, memory usage 1445852kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 687, Real ops = 44, Vars = 292 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir_filter.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'x:static_init:else:acc.itm' for variables 'x:static_init:else:acc.itm, x:vinit.ndx.sva, SHIFT_LOOP:n(6:0).sva' (2 registers deleted). (FSM-3)
# Warning: Extrapolation detected. Script '/tmp/Catapult/fir_filter.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'dpfsm' on solution 'fir_filter.v1': elapsed time 0.67 seconds, memory usage 1445848kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 466, Real ops = 91, Vars = 272 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir_filter.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir_filter.v1': elapsed time 0.94 seconds, memory usage 1445848kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 460, Real ops = 83, Vars = 403 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir_filter.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /tmp/Catapult/fir_filter.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /tmp/Catapult/fir_filter.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /fir_filter/core/x:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /fir_filter/core/x:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /tmp/Catapult/fir_filter.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /tmp/Catapult/fir_filter.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /fir_filter/core/x:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /fir_filter/core/x:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir_filter.v1': elapsed time 5.64 seconds, memory usage 1445848kB, peak memory usage 1446360kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 454, Real ops = 85, Vars = 272 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/tmp/Catapult/fir_filter.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_vhdl_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_vhdl_msim'
# mkdir -p scverify/rtl_vhdl_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/rtl_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_vhdl_msim/amba_lib'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_vhdl_msim/amba_lib
# ============================================
# Mapping logical library 'amba_lib' to physical path '$SCVLIBS/scverify/rtl_vhdl_msim/amba_lib'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap amba_lib \$SCVLIBS/scverify/rtl_vhdl_msim/amba_lib
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap amba_lib $SCVLIBS/scverify/rtl_vhdl_msim/amba_lib 
# Modifying scverify/rtl_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_vhdl_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_vhdl_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_vhdl_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap mgc_hls \$SCVLIBS/scverify/rtl_vhdl_msim/mgc_hls
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap mgc_hls $SCVLIBS/scverify/rtl_vhdl_msim/mgc_hls 
# Modifying scverify/rtl_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_vhdl_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_vhdl_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_vhdl_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/rtl_vhdl_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/rtl_vhdl_msim/work 
# Modifying scverify/rtl_vhdl_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_vhdl_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/fir_filter.v1/scverify/ccs_wave_signals.dat scverify/rtl_vhdl_msim/scverify_msim_wave.tcl ./Catapult/fir_filter.v1/.dut_inst_info.tcl ./Catapult/fir_filter.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/fir_filter.v1/scverify/ccs_wave_signals.dat scverify/rtl_vhdl_msim/scverify_msim_wave.tcl ./Catapult/fir_filter.v1/.dut_inst_info.tcl ./Catapult/fir_filter.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_vhdl_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling VHDL file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work amba_lib   /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 01:11:20 on Jun 23,2021
# vcom -work amba_lib /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_libs/interfaces/amba/amba_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package amba_comps
# -- Compiling package body amba_comps
# -- Loading package amba_comps
# End time: 01:11:21 on Jun 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work amba_lib   /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 01:11:21 on Jun 23,2021
# vcom -work amba_lib /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package amba_comps
# -- Compiling entity ccs_axi4_slave_mem
# -- Compiling architecture rtl of ccs_axi4_slave_mem
# End time: 01:11:21 on Jun 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 01:11:21 on Jun 23,2021
# vcom -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mgc_io_sync_pkg_v2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mgc_io_sync_v2
# -- Compiling architecture beh of mgc_io_sync_v2
# End time: 01:11:21 on Jun 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 01:11:21 on Jun 23,2021
# vcom -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package ccs_in_pkg_v1
# -- Compiling entity ccs_in_v1
# -- Compiling architecture beh of ccs_in_v1
# End time: 01:11:21 on Jun 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_out_v1.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_out_v1.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 01:11:21 on Jun 23,2021
# vcom -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_out_v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package ccs_out_pkg_v1
# -- Compiling entity ccs_out_v1
# -- Compiling architecture beh of ccs_out_v1
# End time: 01:11:21 on Jun 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 01:11:21 on Jun 23,2021
# vcom -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package BLOCK_1R1W_RBW_pkg
# -- Compiling entity BLOCK_1R1W_RBW
# -- Compiling architecture rtl of BLOCK_1R1W_RBW
# End time: 01:11:21 on Jun 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: rtl.vhdl
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work work   rtl.vhdl
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 01:11:21 on Jun 23,2021
# vcom -work work rtl.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package amba_comps
# -- Loading package mgc_io_sync_pkg_v2
# -- Loading package ccs_in_pkg_v1
# -- Loading package ccs_out_pkg_v1
# -- Loading package NUMERIC_STD
# -- Loading package BLOCK_1R1W_RBW_pkg
# -- Compiling entity fir_filter_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_7_3_127_127_3_1_gen
# -- Compiling architecture v1 of fir_filter_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_7_3_127_127_3_1_gen
# -- Compiling entity fir_filter_core_core_fsm
# -- Compiling architecture v1 of fir_filter_core_core_fsm
# -- Compiling entity fir_filter_core_staller
# -- Compiling architecture v1 of fir_filter_core_staller
# -- Compiling entity fir_filter_core_y_rsc_triosy_obj_y_rsc_triosy_wait_ctrl
# -- Compiling architecture v1 of fir_filter_core_y_rsc_triosy_obj_y_rsc_triosy_wait_ctrl
# -- Compiling entity fir_filter_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl
# -- Compiling architecture v1 of fir_filter_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl
# -- Compiling entity fir_filter_core_i_sample_rsc_triosy_obj_i_sample_rsc_triosy_wait_ctrl
# -- Compiling architecture v1 of fir_filter_core_i_sample_rsc_triosy_obj_i_sample_rsc_triosy_wait_ctrl
# -- Compiling entity fir_filter_core_b_rsci_b_rsc_wait_dp
# -- Compiling architecture v1 of fir_filter_core_b_rsci_b_rsc_wait_dp
# -- Compiling entity fir_filter_core_b_rsci_b_rsc_wait_ctrl
# -- Compiling architecture v1 of fir_filter_core_b_rsci_b_rsc_wait_ctrl
# -- Compiling entity fir_filter_core_wait_dp
# -- Compiling architecture v1 of fir_filter_core_wait_dp
# -- Compiling entity fir_filter_core_y_rsc_triosy_obj
# -- Compiling architecture v1 of fir_filter_core_y_rsc_triosy_obj
# -- Compiling entity fir_filter_core_b_rsc_triosy_obj
# -- Compiling architecture v1 of fir_filter_core_b_rsc_triosy_obj
# -- Compiling entity fir_filter_core_i_sample_rsc_triosy_obj
# -- Compiling architecture v1 of fir_filter_core_i_sample_rsc_triosy_obj
# -- Compiling entity fir_filter_core_b_rsci
# -- Compiling architecture v1 of fir_filter_core_b_rsci
# -- Compiling entity fir_filter_core
# -- Compiling architecture v1 of fir_filter_core
# -- Compiling entity fir_filter
# -- Compiling architecture v1 of fir_filter
# End time: 01:11:21 on Jun 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_DUT_RTL -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir_filter -DCCS_DESIGN_FUNC_fir_filter -DCCS_DESIGN_TOP_fir_filter -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp
# Start time: 01:11:21 on Jun 23,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 01:11:22 on Jun 23,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# make: *** [scverify/rtl_vhdl_msim/fir_filter.cpp.cxxts] Error 11
flow run /SCVerify/launch_make ./scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci sim
# Making './scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci sim'
# Make utility invoked from '/tmp/Catapult/fir_filter.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/orig_cxx_osci'
# mkdir -p scverify/orig_cxx_osci
# ============================================
# Compiling C++ file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++ -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -std=gnu++11 -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp -o scverify/orig_cxx_osci/fir_filter.cpp.cxxts.o
# ============================================
# Compiling C++ file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++ -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -std=gnu++11 -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp -o scverify/orig_cxx_osci/fir_filter_tb.cpp.cxxts.o
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp: In function ‘bool ReadCSV_Coefficients(std::string, COEFF_TYPE*)’:
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp:103:16: warning: unused variable ‘headerFields’ [-Wunused-variable]
#    const char **headerFields = CsvParser_getFields(header);
#                 ^
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp: In function ‘int ReadCSV_Samples(std::string, samplesVector_t&)’:
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp:143:16: warning: unused variable ‘headerFields’ [-Wunused-variable]
#    const char **headerFields = CsvParser_getFields(header);
#                 ^
# ============================================
# Compiling C++ file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/csvparser.cpp
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++ -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -std=gnu++11 -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/csvparser.cpp -o scverify/orig_cxx_osci/csvparser.cpp.cxxts.o
# ============================================
# Linking executable
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++  -L/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/lib/Linux/gcc -L/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/lib -L/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/lib/Linux/gcc scverify/orig_cxx_osci/fir_filter.cpp.cxxts.o scverify/orig_cxx_osci/fir_filter_tb.cpp.cxxts.o scverify/orig_cxx_osci/csvparser.cpp.cxxts.o -Wl,-Bstatic -lsystemc -Wl,-Bdynamic -lpthread -o scverify/orig_cxx_osci/scverify_top
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci sim (BASIC-14)
# ============================================
# Simulating design
# cd ../..; ./Catapult/fir_filter.v1/scverify/orig_cxx_osci/scverify_top /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/coefficients.csv /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/samples.csv /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/filter_output.csv
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp:119 - Read in 127 coefficients from '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/coefficients.csv'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp:157 - CSV file '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/samples.csv' 256 samples were read in.
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp:171 - Writing output csv file to '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/filter_output.csv'.
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp:80 - End of testbench.
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter_tb.cpp:174 - CSV output file '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/training/ondemand/module4/filter_output.csv' could not be created.
flow run /SCVerify/launch_make ./scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/tmp/Catapult/fir_filter.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_vhdl_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_DUT_RTL -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir_filter -DCCS_DESIGN_FUNC_fir_filter -DCCS_DESIGN_TOP_fir_filter -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp
# Start time: 01:15:58 on Jun 23,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 01:15:59 on Jun 23,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# make: *** [scverify/rtl_vhdl_msim/fir_filter.cpp.cxxts] Error 11
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
flow run /SCVerify/launch_make ./scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/tmp/Catapult/fir_filter.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_vhdl_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_DUT_RTL -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir_filter -DCCS_DESIGN_FUNC_fir_filter -DCCS_DESIGN_TOP_fir_filter -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp
# Start time: 01:16:24 on Jun 23,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/training/ondemand/module4/src/fir_filter.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 01:16:25 on Jun 23,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# make: *** [scverify/rtl_vhdl_msim/fir_filter.cpp.cxxts] Error 11
project load /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4.ccs
# Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/catapult.log"
# Error: internal assertion failed (0) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_xref.cxx line 704 (ASSERT-1)
# Error: internal assertion failed (0) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_xref.cxx line 704 (ASSERT-1)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid77 ADD {} {VERSION v67 SID sid77 BRANCH_SID sid76 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v67' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v67/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v67' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v67': elapsed time 0.10 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
directive set /peaceNTT/vec:rsc -INTERLEAVE 0
# /peaceNTT/vec:rsc/INTERLEAVE 0
directive set /peaceNTT/result:rsc -BLOCK_SIZE 0
# /peaceNTT/result:rsc/BLOCK_SIZE 0
directive set /peaceNTT/result:rsc -INTERLEAVE 0
# /peaceNTT/result:rsc/INTERLEAVE 0
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 0
# /peaceNTT/twiddle:rsc/INTERLEAVE 0
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 0
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 0
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 0
# /peaceNTT/core/xt:rsc/INTERLEAVE 0
directive set /peaceNTT/core/COPY_LOOP -UNROLL no
# /peaceNTT/core/COPY_LOOP/UNROLL no
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COMP_LOOP -UNROLL no
# /peaceNTT/core/COMP_LOOP/UNROLL no
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL no
# /peaceNTT/core/COPY_LOOP#1/UNROLL no
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 0
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v67' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v67': elapsed time 0.23 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v67' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v67': elapsed time 1.30 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v67' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v67': elapsed time 0.04 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v67' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v67': elapsed time 0.24 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 96, Real ops = 22, Vars = 32 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v67' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 381974 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 392209, Area (Datapath, Register, Total) = 42295.64, 0.00, 42295.64 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 484369, Area (Datapath, Register, Total) = 33936.39, 0.00, 33936.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v67': elapsed time 0.42 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 96, Real ops = 22, Vars = 32 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v67' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.qb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.qa' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wea' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.da' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.adra' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.qa' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v67': elapsed time 5.62 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 1686, Real ops = 25, Vars = 114 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v67' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v67': elapsed time 1.61 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 503, Real ops = 145, Vars = 115 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v67' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v67': elapsed time 2.61 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 475, Real ops = 102, Vars = 349 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v67' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v67/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v67/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v67/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v67/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v67': elapsed time 9.12 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 472, Real ops = 104, Vars = 114 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid78 ADD {} {VERSION v68 SID sid78 BRANCH_SID sid77 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v68' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v68/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v68' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v68': elapsed time 0.10 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v68' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v68': elapsed time 0.20 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v68' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v68': elapsed time 1.36 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v68' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v68': elapsed time 0.05 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v68' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v68': elapsed time 0.25 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 96, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v68' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (69 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 709654 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 719889, Area (Datapath, Register, Total) = 42295.64, 0.00, 42295.64 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 934929, Area (Datapath, Register, Total) = 33936.39, 0.00, 33936.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v68': elapsed time 0.43 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 96, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v68' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.qb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.qa' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wea' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.da' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.adra' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.qa' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v68': elapsed time 8.80 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3082, Real ops = 25, Vars = 124 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v68' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v68': elapsed time 2.56 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 685, Real ops = 250, Vars = 159 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v68' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v68': elapsed time 3.18 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 660, Real ops = 212, Vars = 491 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v68' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v68/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v68/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v68/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v68/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v68': elapsed time 10.21 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 654, Real ops = 213, Vars = 152 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid79 ADD {} {VERSION v69 SID sid79 BRANCH_SID sid78 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v69' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v69/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v69' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v69': elapsed time 0.09 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v69' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v69': elapsed time 0.24 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v69' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v69': elapsed time 1.48 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v69' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v69': elapsed time 0.04 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v69' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v69': elapsed time 0.24 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 96, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v69' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 494614 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 504849, Area (Datapath, Register, Total) = 42295.64, 0.00, 42295.64 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 637969, Area (Datapath, Register, Total) = 33936.39, 0.00, 33936.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v69': elapsed time 0.40 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 96, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v69' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.qb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.qa' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wea' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.da' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.adra' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.qa' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v69': elapsed time 8.07 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2098, Real ops = 26, Vars = 123 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v69' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#1.psp' for variables 'COMP_LOOP:acc#1.psp, COMP_LOOP:f1.sva, COMP_LOOP:f2:asn#1.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v69': elapsed time 1.87 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 610, Real ops = 231, Vars = 154 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v69' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v69': elapsed time 2.94 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 599, Real ops = 195, Vars = 458 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v69' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v69/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v69/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v69/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v69/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v69': elapsed time 9.52 seconds, memory usage 7540696kB, peak memory usage 7540696kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 596, Real ops = 197, Vars = 150 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(12): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 15.67 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v70' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 2048 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v70/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v70': elapsed time 2.63 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v70' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v70': elapsed time 0.38 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v70' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v70': elapsed time 0.12 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v70' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v70': elapsed time 0.27 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 67, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v70' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v70': elapsed time 1.35 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 69, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v70' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v70': elapsed time 0.03 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 69, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v70' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v70': elapsed time 0.21 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 97, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v70' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 1978390 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2019345, Area (Datapath, Register, Total) = 42303.64, 0.00, 42303.64 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2551825, Area (Datapath, Register, Total) = 33944.39, 0.00, 33944.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v70': elapsed time 0.35 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 97, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v70' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.qb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.qa' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wea' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.da' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.adra' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.qa' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v70': elapsed time 6.74 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2099, Real ops = 26, Vars = 123 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v70' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#1.psp' for variables 'COMP_LOOP:acc#1.psp, COMP_LOOP:f1.sva, COMP_LOOP:f2:asn#1.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v70': elapsed time 1.68 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 611, Real ops = 231, Vars = 154 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v70' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v70': elapsed time 2.86 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 600, Real ops = 195, Vars = 459 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v70' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v70/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v70/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v70/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v70/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v70': elapsed time 9.31 seconds, memory usage 7540712kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 597, Real ops = 197, Vars = 150 (SOL-21)
directive set SCHED_USE_MULTICYCLE true
# Error: Directive 'SCHED_USE_MULTICYCLE' must be specified no later than state 'memories'. (DIR-5)
# Error: directive set: directive cannot be set at this stage
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
directive set SCHED_USE_MULTICYCLE true
# /SCHED_USE_MULTICYCLE true
directive set DSP_EXTRACTION yes
# /DSP_EXTRACTION yes
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(12): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 15.76 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v71' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 2048 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v71/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v71': elapsed time 2.87 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v71' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v71': elapsed time 0.37 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v71' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v71': elapsed time 0.13 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v71' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v71': elapsed time 0.27 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 67, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v71' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v71': elapsed time 1.36 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 69, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v71' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v71': elapsed time 0.04 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 69, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v71' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v71': elapsed time 0.22 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 97, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v71' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 1978390 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2019345, Area (Datapath, Register, Total) = 42303.64, 0.00, 42303.64 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2551825, Area (Datapath, Register, Total) = 33944.39, 0.00, 33944.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v71': elapsed time 0.36 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 97, Real ops = 22, Vars = 32 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v71' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.qb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.qa' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wea' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.da' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.adra' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.qa' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v71': elapsed time 6.69 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2099, Real ops = 26, Vars = 123 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v71' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#1.psp' for variables 'COMP_LOOP:acc#1.psp, COMP_LOOP:f1.sva, COMP_LOOP:f2:asn#1.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v71': elapsed time 1.87 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 611, Real ops = 231, Vars = 154 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v71' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v71': elapsed time 2.73 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 600, Real ops = 195, Vars = 459 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v71' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v71/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v71/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v71/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v71/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v71': elapsed time 9.30 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 597, Real ops = 197, Vars = 150 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(12): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 15.90 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v72' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 2048 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v72/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v72': elapsed time 2.72 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v72' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v72': elapsed time 0.41 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v72' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v72': elapsed time 0.10 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v72' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v72': elapsed time 0.27 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 67, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v72' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4096 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v72': elapsed time 1.28 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 69, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v72' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v72': elapsed time 0.05 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 69, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v72' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v72': elapsed time 0.21 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 97, Real ops = 22, Vars = 32 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v72' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 1978390 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2019345, Area (Datapath, Register, Total) = 42303.64, 0.00, 42303.64 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2551825, Area (Datapath, Register, Total) = 33944.39, 0.00, 33944.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v72': elapsed time 0.38 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 97, Real ops = 22, Vars = 32 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v72' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.qb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.qa' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wea' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.da' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.adra' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.qa' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wea' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.da' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.adra' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v72': elapsed time 4.70 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2099, Real ops = 26, Vars = 123 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v72' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#1.psp' for variables 'COMP_LOOP:acc#1.psp, COMP_LOOP:f1.sva, COMP_LOOP:f2:asn#1.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v72': elapsed time 1.50 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 611, Real ops = 231, Vars = 154 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v72' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v72': elapsed time 2.87 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 600, Real ops = 195, Vars = 459 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v72' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v72/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v72/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v72/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v72/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v72': elapsed time 8.85 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 597, Real ops = 197, Vars = 150 (SOL-21)
solution select peaceNTT.v69
# peaceNTT.v69
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# CU_DIRECTIVE sid83 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid83 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid83 ADD {} {VERSION v73 SID sid83 BRANCH_SID sid79 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v73' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v73/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_STALL_MODE stall
# /peaceNTT/core/COPY_LOOP/PIPELINE_STALL_MODE stall
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_STALL_MODE stall
# /peaceNTT/core/COMP_LOOP/PIPELINE_STALL_MODE stall
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_STALL_MODE stall
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_STALL_MODE stall
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v73' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v73': elapsed time 0.26 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v73' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v73': elapsed time 1.17 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v73' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v73': elapsed time 0.03 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 68, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v73' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v73': elapsed time 0.27 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 104, Real ops = 22, Vars = 34 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v73' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 494614 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(6,10,64,1024,1024,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v73': elapsed time 5.51 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 104, Real ops = 22, Vars = 34 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 2
# CU_DIRECTIVE sid84 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid84 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid84 ADD {} {VERSION v74 SID sid84 BRANCH_SID sid83 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v74' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v74/CDesignChecker/design_checker.sh'
# /peaceNTT/core/xt:rsc/INTERLEAVE 2
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v74' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v74': elapsed time 0.24 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v74' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 2 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v74': elapsed time 1.33 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 72, Real ops = 18, Vars = 31 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v74' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v74': elapsed time 0.03 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 72, Real ops = 18, Vars = 31 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v74' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v74': elapsed time 0.30 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 112, Real ops = 22, Vars = 37 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v74' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc.@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 550cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 550cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 534cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 534cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 533cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,9,64,512,512,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 543cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,9,64,512,512,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 542cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(4,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "COPY_LOOP#1:slc(result,*64)(63-0).cmx.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 550cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(4,10,64,1024,1024,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v74': elapsed time 5.54 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 112, Real ops = 22, Vars = 37 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/vec:rsc -INTERLEAVE 4
# CU_DIRECTIVE sid85 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid85 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid85 ADD {} {VERSION v75 SID sid85 BRANCH_SID sid84 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v75' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v75/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/INTERLEAVE 4
directive set /peaceNTT/result:rsc -INTERLEAVE 4
# /peaceNTT/result:rsc/INTERLEAVE 4
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 4
# /peaceNTT/twiddle:rsc/INTERLEAVE 4
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 4
# /peaceNTT/core/xt:rsc/INTERLEAVE 4
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v75' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v75': elapsed time 0.22 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v75' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(82) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(80). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v75': elapsed time 2.32 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 140, Real ops = 18, Vars = 52 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v75' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v75': elapsed time 0.06 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 140, Real ops = 18, Vars = 52 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v75' (SOL-8)
# Design 'peaceNTT' contains '31' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v75': elapsed time 0.59 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 230, Real ops = 31, Vars = 66 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v75' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" ntt.cpp(86,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1140cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1140cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1124cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 1124cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1124cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1123cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 1124cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 1123cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,17): chained data dependency at time 1122cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 1140cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v75': elapsed time 5.58 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 230, Real ops = 31, Vars = 66 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/result:rsc -BLOCK_SIZE 128
# CU_DIRECTIVE sid86 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid86 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid86 ADD {} {VERSION v76 SID sid86 BRANCH_SID sid85 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v76' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v76/CDesignChecker/design_checker.sh'
# /peaceNTT/result:rsc/BLOCK_SIZE 128
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v76' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v76': elapsed time 0.23 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v76' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(82) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(80). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v76': elapsed time 2.29 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v76' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v76': elapsed time 0.07 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v76' (SOL-8)
# Design 'peaceNTT' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v76': elapsed time 0.68 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v76' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2134cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2134cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 2118cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 2134cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v76': elapsed time 5.81 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_STALL_MODE bubble
# CU_DIRECTIVE sid87 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid87 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid87 ADD {} {VERSION v77 SID sid87 BRANCH_SID sid86 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v77' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v77/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_STALL_MODE bubble
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v77' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v77': elapsed time 0.23 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v77' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(82) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(80). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v77': elapsed time 2.29 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v77' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v77': elapsed time 0.06 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v77' (SOL-8)
# Design 'peaceNTT' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v77': elapsed time 0.70 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v77' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2134cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2134cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 2118cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 2134cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v77': elapsed time 5.81 seconds, memory usage 7540132kB, peak memory usage 7540712kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid88 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid88 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid88 ADD {} {VERSION v78 SID sid88 BRANCH_SID sid87 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v78' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v78/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v78' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v78': elapsed time 0.24 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v78' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(82) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(80). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v78': elapsed time 2.32 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v78' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v78': elapsed time 0.06 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v78' (SOL-8)
# Design 'peaceNTT' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v78': elapsed time 0.70 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v78' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2134cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2134cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 2118cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 2134cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v78': elapsed time 5.97 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(12): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 14.97 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v79' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 2048 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v79/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v79': elapsed time 2.69 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v79' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v79': elapsed time 0.41 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v79' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v79': elapsed time 0.12 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 55, Real ops = 17, Vars = 22 (SOL-21)
# File '$PROJECT_HOME/include/config.h' saved
# Input file has changed
solution new -state new -solution peaceNTT.v79 peaceNTT
# Info: Branching solution 'peaceNTT.v80' at state 'new' (PRJ-2)
# peaceNTT.v80
go analyze
# Info: Starting transformation 'analyze' on solution 'peaceNTT.v80' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(12): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'peaceNTT.v80': elapsed time 15.35 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v80' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v80/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v80': elapsed time 2.69 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v80' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v80': elapsed time 0.43 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v80' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v80': elapsed time 0.12 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 0
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v80' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v80': elapsed time 0.27 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v80' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(87) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v80': elapsed time 2.33 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v80' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v80': elapsed time 0.07 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v80' (SOL-8)
# Design 'peaceNTT' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v80': elapsed time 0.93 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 314, Real ops = 46, Vars = 81 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v80' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 494614 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 494609, Area (Datapath, Register, Total) = 42756.23, 0.00, 42756.23 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 658449, Area (Datapath, Register, Total) = 34396.98, 0.00, 34396.98 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v80': elapsed time 1.11 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 314, Real ops = 46, Vars = 81 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v80' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).da' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).da' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).da' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).da' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(0).qa' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wea' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).da' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).adra' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).qa' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wea' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).da' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).adra' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).qa' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wea' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).da' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).adra' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).qa' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wea' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).da' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).adra' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(0).qa' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).wea' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).da' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).adra' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(1).qa' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).wea' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).da' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).adra' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(2).qa' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).wea' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).da' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).adra' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(3).qa' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).wea' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).da' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).adra' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v80': elapsed time 16.59 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 8644, Real ops = 59, Vars = 422 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v80' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#3.psp' for variables 'COMP_LOOP:acc#3.psp, COMP_LOOP:f2:mux1h.itm, tmp#3.sva#4' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v80': elapsed time 3.88 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1341, Real ops = 437, Vars = 401 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v80' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v80': elapsed time 9.55 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1282, Real ops = 371, Vars = 891 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v80' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v80/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v80/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v80/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v80/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v80': elapsed time 19.63 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1276, Real ops = 373, Vars = 402 (SOL-21)
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# CU_DIRECTIVE sid91 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/xt:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/twiddle:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/result:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/vec:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid91 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid91 ADD {} {VERSION v81 SID sid91 BRANCH_SID sid90 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v81' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v81/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v81' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v81': elapsed time 0.31 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v81' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(87) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v81': elapsed time 2.24 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v81' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v81': elapsed time 0.08 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v81' (SOL-8)
# Design 'peaceNTT' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v81': elapsed time 0.69 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v81' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2134cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2134cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2118cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2134cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v81': elapsed time 6.18 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid92 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/xt:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/twiddle:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/result:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/vec:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid92 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid92 ADD {} {VERSION v82 SID sid92 BRANCH_SID sid91 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v82' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v82/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v82' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v82': elapsed time 0.26 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v82' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(87) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v82': elapsed time 2.31 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v82' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v82': elapsed time 0.08 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v82' (SOL-8)
# Design 'peaceNTT' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v82': elapsed time 0.65 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v82' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2134cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2134cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2118cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2134cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v82': elapsed time 6.26 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid93 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/xt:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/twiddle:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/result:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/vec:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid93 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid93 ADD {} {VERSION v83 SID sid93 BRANCH_SID sid92 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v83' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v83/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v83' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v83': elapsed time 0.30 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v83' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(87) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v83': elapsed time 2.29 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v83' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v83': elapsed time 0.08 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 155, Real ops = 18, Vars = 61 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v83' (SOL-8)
# Design 'peaceNTT' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v83': elapsed time 0.67 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v83' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2134cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2134cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2118cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2118cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2118cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2117cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2134cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(15,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v83': elapsed time 6.35 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 322, Real ops = 46, Vars = 83 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/vec:rsc -INTERLEAVE 8
# CU_DIRECTIVE sid94 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/xt:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/twiddle:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/result:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/vec:rsc {INTERLEAVE 4}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid94 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid94 ADD {} {VERSION v84 SID sid94 BRANCH_SID sid93 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v84' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v84/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/INTERLEAVE 8
directive set /peaceNTT/result:rsc -INTERLEAVE 8
# /peaceNTT/result:rsc/INTERLEAVE 8
directive set /peaceNTT/result:rsc -BLOCK_SIZE 64
# /peaceNTT/result:rsc/BLOCK_SIZE 64
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 8
# /peaceNTT/twiddle:rsc/INTERLEAVE 8
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 8
# /peaceNTT/core/xt:rsc/INTERLEAVE 8
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v84' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v84': elapsed time 0.29 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 66, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v84' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(87) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v84': elapsed time 2.92 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 259, Real ops = 18, Vars = 97 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v84' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v84': elapsed time 0.10 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 259, Real ops = 18, Vars = 97 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v84' (SOL-8)
# Design 'peaceNTT' contains '76' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v84': elapsed time 1.24 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 612, Real ops = 76, Vars = 139 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v84' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 4465cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 4465cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 4449cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 4449cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 4449cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,4)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 4448cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 4449cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 4449cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,16)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 4448cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(23,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 4465cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(23,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v84': elapsed time 6.47 seconds, memory usage 7605668kB, peak memory usage 7605668kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 612, Real ops = 76, Vars = 139 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(12): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 15.80 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v85' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v85/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v85': elapsed time 2.74 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v85' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v85': elapsed time 0.44 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v85' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v85': elapsed time 0.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
directive set /peaceNTT/vec:rsc -INTERLEAVE 0
# /peaceNTT/vec:rsc/INTERLEAVE 0
directive set /peaceNTT/result:rsc -INTERLEAVE 0
# /peaceNTT/result:rsc/INTERLEAVE 0
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 0
# /peaceNTT/twiddle:rsc/INTERLEAVE 0
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 0
# /peaceNTT/core/xt:rsc/INTERLEAVE 0
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v85' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v85': elapsed time 0.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 37, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v85' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 16 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(2)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(3)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(4)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(5)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(6)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(7)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(8)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(9)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(10)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(11)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(12)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(13)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(14)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(15)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v85': elapsed time 1.76 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 196, Real ops = 37, Vars = 60 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v85' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v85': elapsed time 0.08 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 196, Real ops = 37, Vars = 60 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v85' (SOL-8)
# Design 'peaceNTT' contains '76' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v85': elapsed time 0.69 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 458, Real ops = 76, Vars = 85 (SOL-21)
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid96 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/xt:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/twiddle:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/result:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/vec:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid96 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid96 ADD {} {VERSION v86 SID sid96 BRANCH_SID sid95 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v86' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v86/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 0
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v86' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v86': elapsed time 0.26 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 37, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v86' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 16 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(2)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(3)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(4)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(5)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(6)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(7)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(8)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(9)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(10)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(11)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(12)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(13)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(14)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(15)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v86': elapsed time 1.73 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 196, Real ops = 37, Vars = 60 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v86' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v86': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 196, Real ops = 37, Vars = 60 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v86' (SOL-8)
# Design 'peaceNTT' contains '76' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v86': elapsed time 0.53 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 450, Real ops = 76, Vars = 83 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v86' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 494614 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 494609, Area (Datapath, Register, Total) = 42835.71, 0.00, 42835.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 637969, Area (Datapath, Register, Total) = 34476.46, 0.00, 34476.46 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v86': elapsed time 2.51 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 450, Real ops = 76, Vars = 83 (SOL-21)
go assembly
directive set /peaceNTT/vec:rsc -INTERLEAVE 8
# CU_DIRECTIVE sid97 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/xt:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/twiddle:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/result:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/vec:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid97 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid97 ADD {} {VERSION v87 SID sid97 BRANCH_SID sid96 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v87' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v87/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/INTERLEAVE 8
directive set /peaceNTT/result:rsc -BLOCK_SIZE 0
# /peaceNTT/result:rsc/BLOCK_SIZE 0
directive set /peaceNTT/result:rsc -INTERLEAVE 8
# /peaceNTT/result:rsc/INTERLEAVE 8
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 8
# /peaceNTT/core/xt:rsc/INTERLEAVE 8
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 64
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 64
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v87' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v87': elapsed time 0.33 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 37, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v87' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v87': elapsed time 2.69 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 299, Real ops = 37, Vars = 75 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v87' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v87': elapsed time 0.10 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 299, Real ops = 37, Vars = 75 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v87' (SOL-8)
# Design 'peaceNTT' contains '105' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v87': elapsed time 1.27 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 722, Real ops = 105, Vars = 116 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v87' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(91):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" ntt.cpp(91,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1953cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1953cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1937cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 1937cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 1937cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 1936cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 1937cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 1937cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1936cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):  ntt.cpp(91,12,17): chained data dependency at time 1935cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 1953cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v87': elapsed time 6.70 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 722, Real ops = 105, Vars = 116 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_STALL_MODE bubble
# CU_DIRECTIVE sid98 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/xt:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/twiddle:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/result:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/vec:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid98 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid98 ADD {} {VERSION v88 SID sid98 BRANCH_SID sid97 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v88' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v88/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_STALL_MODE bubble
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_STALL_MODE bubble
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_STALL_MODE bubble
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v88' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v88': elapsed time 0.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 37, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v88' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v88': elapsed time 2.73 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 299, Real ops = 37, Vars = 75 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v88' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v88': elapsed time 0.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 299, Real ops = 37, Vars = 75 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v88' (SOL-8)
# Design 'peaceNTT' contains '105' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v88': elapsed time 1.24 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 722, Real ops = 105, Vars = 116 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v88' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(91):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" ntt.cpp(91,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1953cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1953cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1937cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 1937cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 1937cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 1936cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 1937cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 1937cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1936cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):  ntt.cpp(91,12,17): chained data dependency at time 1935cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 1953cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v88': elapsed time 6.72 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 722, Real ops = 105, Vars = 116 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/vec:rsc -INTERLEAVE 16
# CU_DIRECTIVE sid99 SET /peaceNTT/core/xt:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/xt:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/twiddle:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/result:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/vec:rsc {INTERLEAVE 8}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE stall}: Race condition
# CU_DIRECTIVE sid99 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE stall}: Race condition
# CU_DESIGN sid99 ADD {} {VERSION v89 SID sid99 BRANCH_SID sid98 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v89' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v89/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/INTERLEAVE 16
directive set /peaceNTT/result:rsc -INTERLEAVE 16
# /peaceNTT/result:rsc/INTERLEAVE 16
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 16
# /peaceNTT/twiddle:rsc/INTERLEAVE 16
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 16
# /peaceNTT/core/xt:rsc/INTERLEAVE 16
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 32
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 32
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v89' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v89': elapsed time 0.33 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 37, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v89' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v89': elapsed time 3.90 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 562, Real ops = 37, Vars = 155 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v89' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v89': elapsed time 0.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 562, Real ops = 37, Vars = 155 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v89' (SOL-8)
# Design 'peaceNTT' contains '200' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v89': elapsed time 3.28 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1591, Real ops = 200, Vars = 243 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v89' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(91):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" ntt.cpp(91,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 3657cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 3657cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 3641cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 3641cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 3641cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,16)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 3640cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,5,64,32,32,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 3641cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,5,64,32,32,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 3641cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,16)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 3640cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(55,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):  ntt.cpp(91,12,17): chained data dependency at time 3639cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(55,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 3657cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(55,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v89': elapsed time 7.31 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1591, Real ops = 200, Vars = 243 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid100 ADD {} {VERSION v90 SID sid100 BRANCH_SID sid99 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v90' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v90/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go allocate
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v90' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v90': elapsed time 0.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v90' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v90': elapsed time 0.22 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 37, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v90' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v90': elapsed time 3.75 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 562, Real ops = 37, Vars = 155 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v90' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v90': elapsed time 0.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 562, Real ops = 37, Vars = 155 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v90' (SOL-8)
# Design 'peaceNTT' contains '200' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v90': elapsed time 3.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1591, Real ops = 200, Vars = 243 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v90' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(91):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" ntt.cpp(91,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 2613cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2613cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2601cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "modulo_dev:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2601cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2601cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,16)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2600cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,5,64,32,32,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2601cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,5,64,32,32,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2601cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,16)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2600cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(55,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):  ntt.cpp(91,12,17): chained data dependency at time 2599cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(55,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2613cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(55,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v90': elapsed time 7.44 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1591, Real ops = 200, Vars = 243 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COPY_LOOP -UNROLL 16
# CU_DIRECTIVE sid101 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid101 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid101 ADD {} {VERSION v91 SID sid101 BRANCH_SID sid100 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v91' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v91/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/UNROLL 16
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 0
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v91' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v91': elapsed time 0.94 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 164, Real ops = 37, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v91' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v91': elapsed time 4.23 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 574, Real ops = 37, Vars = 170 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v91' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v91': elapsed time 0.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 574, Real ops = 37, Vars = 170 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v91' (SOL-8)
# Design 'peaceNTT' contains '169' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v91': elapsed time 3.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1437, Real ops = 169, Vars = 241 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v91' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 379094 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 389203, Area (Datapath, Register, Total) = 44077.92, 0.00, 44077.92 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 501843, Area (Datapath, Register, Total) = 35718.68, 0.00, 35718.68 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v91': elapsed time 5.78 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1437, Real ops = 169, Vars = 241 (SOL-21)
go assembly
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL 16
# CU_DIRECTIVE sid102 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid102 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid102 ADD {} {VERSION v92 SID sid102 BRANCH_SID sid101 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v92' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v92/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP#1/UNROLL 16
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 1
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v92' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v92': elapsed time 0.86 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 222, Real ops = 36, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v92' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v92': elapsed time 4.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 584, Real ops = 36, Vars = 184 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v92' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v92': elapsed time 0.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 584, Real ops = 36, Vars = 184 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v92' (SOL-8)
# Design 'peaceNTT' contains '133' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v92': elapsed time 2.74 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1276, Real ops = 133, Vars = 239 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v92' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (35 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 181334 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 185063, Area (Datapath, Register, Total) = 43542.43, 0.00, 43542.43 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 241383, Area (Datapath, Register, Total) = 35183.18, 0.00, 35183.18 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v92': elapsed time 3.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1276, Real ops = 133, Vars = 239 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v92' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is forced to use PIPELINE_STALL_MODE=stall because it does not have any waiting components or the initiation interval is not smaller than the latency or it has combinational multicycle operations (SCHD-48)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is forced to use PIPELINE_STALL_MODE=stall because it does not have any waiting components or the initiation interval is not smaller than the latency or it has combinational multicycle operations (SCHD-48)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).da' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).da' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).da' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).da' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).da' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).da' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).da' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).da' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).da' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).da' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).da' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).da' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).da' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).da' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).da' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).da' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).da' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).da' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).da' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).da' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).da' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).da' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).da' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).da' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).da' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).da' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).da' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).da' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).da' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).da' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).da' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).da' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(8).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(8)i' (LIB-3)
# Global signal 'vec:rsc(0)(8).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(8)i' (LIB-3)
# Global signal 'vec:rsc(0)(9).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(9)i' (LIB-3)
# Global signal 'vec:rsc(0)(9).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(9)i' (LIB-3)
# Global signal 'vec:rsc(0)(10).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(10)i' (LIB-3)
# Global signal 'vec:rsc(0)(10).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(10)i' (LIB-3)
# Global signal 'vec:rsc(0)(11).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(11)i' (LIB-3)
# Global signal 'vec:rsc(0)(11).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(11)i' (LIB-3)
# Global signal 'vec:rsc(0)(12).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(12)i' (LIB-3)
# Global signal 'vec:rsc(0)(12).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(12)i' (LIB-3)
# Global signal 'vec:rsc(0)(13).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(13)i' (LIB-3)
# Global signal 'vec:rsc(0)(13).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(13)i' (LIB-3)
# Global signal 'vec:rsc(0)(14).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(14)i' (LIB-3)
# Global signal 'vec:rsc(0)(14).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(14)i' (LIB-3)
# Global signal 'vec:rsc(0)(15).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(15)i' (LIB-3)
# Global signal 'vec:rsc(0)(15).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(0).qa' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wea' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).da' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).adra' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).qa' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wea' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).da' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).adra' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).qa' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wea' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).da' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).adra' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).qa' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wea' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).da' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).adra' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(4).qa' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).wea' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).da' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).adra' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(5).qa' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).wea' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).da' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).adra' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(6).qa' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).wea' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).da' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).adra' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(7).qa' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).wea' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).da' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).adra' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(8).qa' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(8).wea' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(8).da' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(8).adra' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(9).qa' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(9).wea' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(9).da' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(9).adra' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(10).qa' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(10).wea' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(10).da' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(10).adra' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(11).qa' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(11).wea' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(11).da' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(11).adra' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(12).qa' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(12).wea' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(12).da' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(12).adra' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(13).qa' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(13).wea' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(13).da' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(13).adra' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(14).qa' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(14).wea' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(14).da' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(14).adra' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(15).qa' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(15).wea' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(15).da' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(15).adra' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(8).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(8).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(9).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(9).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(10).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(10).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(11).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(11).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(12).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(12).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(13).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(13).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(14).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(14).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(15).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(15).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(15).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(15):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(14).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(14):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(13).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(13):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(12).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(12):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(11).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(11):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(10).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(10):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(9).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(9):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(8).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(8):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(15).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(15):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(14).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(14):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(13).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(13):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(12).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(12):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(11).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(11):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(10).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(10):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(9).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(9):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(8).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(8):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(15).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(15):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(14).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(14):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(13).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(13):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(12).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(12):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(11).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(11):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(10).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(10):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(9).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(9):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(8).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(8):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/peaceNTT:core/core/COPY_LOOP' iterated at most 66 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/peaceNTT:core/core/COPY_LOOP#1' iterated at most 66 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v92': elapsed time 24.31 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v92': elapsed time 48.00 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 27133, Real ops = 212, Vars = 1945 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v92' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COPY_LOOP#1.stage_0' for variables 'COPY_LOOP#1.stage_0, COPY_LOOP.stage_0, COMP_LOOP:f1:COMP_LOOP:f1:and#10.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1.stage_0.2' for variables 'COPY_LOOP#1.stage_0.2, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#32.itm, COMP_LOOP:f1:COMP_LOOP:f1:and#11.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#32.itm' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#32.itm, COPY_LOOP.stage_0.2, COMP_LOOP:f1:COMP_LOOP:f1:and#13.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:f1:COMP_LOOP:f1:and#12.itm' for variables 'COMP_LOOP:f1:COMP_LOOP:f1:and#12.itm, COPY_LOOP#1.stage_0.3, COPY_LOOP.stage_0.3' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:f1:COMP_LOOP:f1:and#14.itm' for variables 'COMP_LOOP:f1:COMP_LOOP:f1:and#14.itm, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#32.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#32.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:f1:COMP_LOOP:f1:and#2.itm' for variables 'COMP_LOOP:f1:COMP_LOOP:f1:and#2.itm, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#32.itm.2, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#32.itm.2' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#115.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#115.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#99.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#115.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#99.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#132.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#132.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#148.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#132.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#148.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#165.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#165.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#181.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#165.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#181.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#198.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#198.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#214.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#198.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#214.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#231.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#231.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#247.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#231.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#247.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#264.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#264.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#280.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#264.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#280.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#297.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#297.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#313.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#297.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#313.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#330.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#330.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#346.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#330.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#346.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#363.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#363.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#379.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#363.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#379.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#396.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#396.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#412.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#396.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#412.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#429.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#429.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#445.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#429.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#445.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#462.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#462.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#478.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#462.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#478.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#495.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#495.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#511.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#495.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#511.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#528.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#528.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#544.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#528.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#544.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#561.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#561.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#63.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#561.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#63.itm.1' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#66.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#66.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#82.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#66.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#82.itm.1' (3 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v92': elapsed time 28.68 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v92': elapsed time 31.87 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3157, Real ops = 596, Vars = 1060 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v92' (SOL-8)
# Info: Running transformation 'instance' on solution 'peaceNTT.v92': elapsed time 27.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v92': elapsed time 40.25 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3100, Real ops = 527, Vars = 1675 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v92' (SOL-8)
# Info: Running transformation 'extract' on solution 'peaceNTT.v92': elapsed time 24.39 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v92/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v92/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Running transformation 'extract' on solution 'peaceNTT.v92': elapsed time 51.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v92/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v92/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v92': elapsed time 66.31 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3094, Real ops = 529, Vars = 1047 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid103 ADD {} {VERSION v93 SID sid103 BRANCH_SID sid102 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v93' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v93/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v93' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v93': elapsed time 0.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
directive set /peaceNTT/vec:rsc -INTERLEAVE 4
# /peaceNTT/vec:rsc/INTERLEAVE 4
directive set /peaceNTT/result:rsc -INTERLEAVE 4
# /peaceNTT/result:rsc/INTERLEAVE 4
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 4
# /peaceNTT/twiddle:rsc/INTERLEAVE 4
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 4
# /peaceNTT/core/xt:rsc/INTERLEAVE 4
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 128
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 128
directive set /peaceNTT/core/COPY_LOOP -UNROLL 4
# /peaceNTT/core/COPY_LOOP/UNROLL 4
directive set /peaceNTT/core/COMP_LOOP -UNROLL 4
# /peaceNTT/core/COMP_LOOP/UNROLL 4
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL 4
# /peaceNTT/core/COPY_LOOP#1/UNROLL 4
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v93' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v93': elapsed time 1.49 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 211, Real ops = 80, Vars = 55 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v93' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v93': elapsed time 2.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 304, Real ops = 80, Vars = 92 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v93' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v93': elapsed time 0.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 304, Real ops = 80, Vars = 92 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v93' (SOL-8)
# Design 'peaceNTT' contains '103' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v93': elapsed time 0.92 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 479, Real ops = 103, Vars = 121 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v93' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 123670 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,7,64,128,128,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v93': elapsed time 7.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 479, Real ops = 103, Vars = 121 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v93' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 123670 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,7,64,128,128,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v93': elapsed time 7.44 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 479, Real ops = 103, Vars = 121 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 8
# CU_DIRECTIVE sid104 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid104 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid104 ADD {} {VERSION v94 SID sid104 BRANCH_SID sid103 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v94' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v94/CDesignChecker/design_checker.sh'
# /peaceNTT/core/xt:rsc/INTERLEAVE 8
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 64
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 64
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v94' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v94': elapsed time 1.42 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 211, Real ops = 80, Vars = 55 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v94' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v94': elapsed time 2.49 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 336, Real ops = 80, Vars = 100 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v94' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v94': elapsed time 0.10 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 336, Real ops = 80, Vars = 100 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v94' (SOL-8)
# Design 'peaceNTT' contains '103' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v94': elapsed time 1.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 535, Real ops = 103, Vars = 129 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v94' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 2191cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2191cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2175cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2175cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2175cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2174cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2175cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2174cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(27,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#12.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2191cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(27,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v94': elapsed time 7.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 535, Real ops = 103, Vars = 129 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid105 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid105 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid105 ADD {} {VERSION v95 SID sid105 BRANCH_SID sid104 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v95' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v95/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 2
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v95' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v95': elapsed time 1.41 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 211, Real ops = 80, Vars = 55 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v95' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v95': elapsed time 2.46 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 336, Real ops = 80, Vars = 100 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v95' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v95': elapsed time 0.10 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 336, Real ops = 80, Vars = 100 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v95' (SOL-8)
# Design 'peaceNTT' contains '103' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v95': elapsed time 1.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 535, Real ops = 103, Vars = 129 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v95' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 2191cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2191cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2175cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2175cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2175cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2174cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2175cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2174cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(27,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#12.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2191cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(27,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v95': elapsed time 7.36 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 535, Real ops = 103, Vars = 129 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid106 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid106 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid106 ADD {} {VERSION v96 SID sid106 BRANCH_SID sid105 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v96' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v96/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v96' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='2' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v96': elapsed time 1.34 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 211, Real ops = 80, Vars = 55 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v96' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 256 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v96': elapsed time 2.51 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 336, Real ops = 80, Vars = 100 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v96' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v96': elapsed time 0.10 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 336, Real ops = 80, Vars = 100 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v96' (SOL-8)
# Design 'peaceNTT' contains '103' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v96': elapsed time 1.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 535, Real ops = 103, Vars = 129 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v96' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 742cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 742cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 726cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 726cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 726cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 725cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 727cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 726cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(27,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#12.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 742cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(27,8,64,256,256,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v96': elapsed time 7.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 535, Real ops = 103, Vars = 129 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/vec:rsc -INTERLEAVE 8
# CU_DIRECTIVE sid107 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid107 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid107 ADD {} {VERSION v97 SID sid107 BRANCH_SID sid106 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v97' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v97/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/INTERLEAVE 8
directive set /peaceNTT/result:rsc -INTERLEAVE 8
# /peaceNTT/result:rsc/INTERLEAVE 8
directive set /peaceNTT/result:rsc -BLOCK_SIZE 64
# /peaceNTT/result:rsc/BLOCK_SIZE 64
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 8
# /peaceNTT/twiddle:rsc/INTERLEAVE 8
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 16
# /peaceNTT/core/xt:rsc/INTERLEAVE 16
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 0
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 0
directive set /peaceNTT/core/COPY_LOOP -UNROLL 8
# /peaceNTT/core/COPY_LOOP/UNROLL 8
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v97' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='2' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v97': elapsed time 1.55 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 227, Real ops = 80, Vars = 55 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v97' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v97': elapsed time 3.69 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 453, Real ops = 80, Vars = 152 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v97' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v97': elapsed time 0.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 453, Real ops = 80, Vars = 152 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v97' (SOL-8)
# Design 'peaceNTT' contains '147' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v97': elapsed time 1.93 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 821, Real ops = 147, Vars = 205 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v97' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 718cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 718cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 702cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 702cy+2.48 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 702cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX "COMP_LOOP:f1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 701cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 703cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 703cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX1HOT "COPY_LOOP#1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,4)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#16.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 702cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#16.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 718cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v97': elapsed time 7.52 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 821, Real ops = 147, Vars = 205 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -UNROLL 8
# CU_DIRECTIVE sid108 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid108 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid108 ADD {} {VERSION v98 SID sid108 BRANCH_SID sid107 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v98' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v98/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/UNROLL 8
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL 8
# /peaceNTT/core/COPY_LOOP#1/UNROLL 8
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 1
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v98' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v98': elapsed time 2.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 327, Real ops = 120, Vars = 78 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v98' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Merged 14 of 16 branches of 'COPY_LOOP#1:switch#8' at $PROJECT_HOME/src/ntt.cpp(59) to 'COMP_LOOP:select' at $PROJECT_HOME/src/ntt.cpp(81). (OPT-17)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v98': elapsed time 2.98 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v98' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v98': elapsed time 0.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v98' (SOL-8)
# Design 'peaceNTT' contains '155' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v98': elapsed time 1.81 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 705, Real ops = 155, Vars = 212 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v98' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2718cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2718cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2702cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2702cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2701cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "COMP_LOOP:f1#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2711cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2711cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX "COPY_LOOP#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2710cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2718cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v98': elapsed time 7.70 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 705, Real ops = 155, Vars = 212 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid109 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid109 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid109 ADD {} {VERSION v99 SID sid109 BRANCH_SID sid108 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v99' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v99/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v99' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v99': elapsed time 2.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 327, Real ops = 120, Vars = 78 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v99' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Merged 14 of 16 branches of 'COPY_LOOP#1:switch#8' at $PROJECT_HOME/src/ntt.cpp(59) to 'COMP_LOOP:select' at $PROJECT_HOME/src/ntt.cpp(81). (OPT-17)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v99': elapsed time 3.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v99' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v99': elapsed time 0.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v99' (SOL-8)
# Design 'peaceNTT' contains '155' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v99': elapsed time 1.80 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 705, Real ops = 155, Vars = 212 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v99' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 2718cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 2718cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 2702cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 2702cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 2701cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "COMP_LOOP:f1#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 2711cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 2711cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX "COPY_LOOP#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 2710cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 2718cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v99': elapsed time 7.74 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 705, Real ops = 155, Vars = 212 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid110 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid110 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid110 ADD {} {VERSION v100 SID sid110 BRANCH_SID sid109 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v100' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v100/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 2
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 2
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v100' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='2' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v100': elapsed time 2.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 327, Real ops = 120, Vars = 78 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v100' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Merged 14 of 16 branches of 'COPY_LOOP#1:switch#8' at $PROJECT_HOME/src/ntt.cpp(59) to 'COMP_LOOP:select' at $PROJECT_HOME/src/ntt.cpp(81). (OPT-17)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v100': elapsed time 3.00 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v100' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v100': elapsed time 0.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v100' (SOL-8)
# Design 'peaceNTT' contains '155' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v100': elapsed time 1.83 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 705, Real ops = 155, Vars = 212 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v100' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(8).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(8).@)#4" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-5:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(4).@)#8" ntt.cpp(89,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(4).@)#4" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(4).@)#4" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@)#2" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-3:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(2).@)#4" ntt.cpp(89,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(2).@)#2" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(2).@)#2" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#1" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-2:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(1).@)#2" ntt.cpp(89,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(1).@)#1" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(1).@)#1" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(87):   MEMORYREAD "COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)" ntt.cpp(87,32,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(87):   REM "COMP_LOOP-1:f2:rem" ntt.cpp(87,52,1), delay:  25cy, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(128,64,0) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 1273cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1273cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1257cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 1257cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):  ntt.cpp(87,52,1): chained data dependency at time 1231cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    from operation REM "COMP_LOOP-1:f2:rem" with delay  25cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(128,64,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    with output variable "COMP_LOOP:f2#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):  ntt.cpp(87,32,1): chained data dependency at time 1231cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    from operation MUL "COMP_LOOP-1:f2:mul" with delay  9.70613 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(64,0,64,0,128)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):  ntt.cpp(87,32,1): chained data dependency at time 1229cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    from operation MEMORYREAD "COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(8,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(87):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 1249cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(1).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(8,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(1).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 1249cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX "COPY_LOOP#1:mux#1" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#25.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1248cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(1).@)#1" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(32,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#25.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 1247cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(1).@)#2" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(32,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(1).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 1247cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux#1" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1247cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-2:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#2.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1231cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-2:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#2.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 1231cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-2:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 1230cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#1" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(9,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "COMP_LOOP:f1#2.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 1250cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(2).@)#2" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(9,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(2).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 1250cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX "COPY_LOOP#1:mux#2" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#26.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1249cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(2).@)#2" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(33,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#26.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 1248cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(2).@)#4" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(33,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(2).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 1248cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux#2" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1248cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-3:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#3.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1232cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-3:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 1232cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-3:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 1231cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@)#2" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(11,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "COMP_LOOP:f1#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 1251cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(4).@)#4" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(11,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(4).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 1251cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX "COPY_LOOP#1:mux#4" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#28.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1250cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(4).@)#4" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(35,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#28.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 1249cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(4).@)#8" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(35,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(4).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency at time 1249cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux#4" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1249cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-5:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#5.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1233cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-5:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#5.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 1233cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-5:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 1232cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(8).@)#4" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(15,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "COMP_LOOP:f1#5.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 1252cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(8).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(15,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(8).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 1252cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MUX "COPY_LOOP#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1251cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 1273cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(31,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v100': elapsed time 7.94 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 705, Real ops = 155, Vars = 212 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid111 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid111 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid111 ADD {} {VERSION v101 SID sid111 BRANCH_SID sid110 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v101' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v101/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 0
go allocate
# Info: Starting transformation 'loops' on solution 'peaceNTT.v101' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v101': elapsed time 2.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 327, Real ops = 120, Vars = 78 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v101' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Merged 14 of 16 branches of 'COPY_LOOP#1:switch#8' at $PROJECT_HOME/src/ntt.cpp(59) to 'COMP_LOOP:select' at $PROJECT_HOME/src/ntt.cpp(81). (OPT-17)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v101': elapsed time 3.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v101' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v101': elapsed time 0.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 456, Real ops = 120, Vars = 167 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v101' (SOL-8)
# Design 'peaceNTT' contains '155' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v101': elapsed time 1.40 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 697, Real ops = 155, Vars = 210 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v101' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 61846 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 61841, Area (Datapath, Register, Total) = 339105.00, 0.00, 339105.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 369041, Area (Datapath, Register, Total) = 37741.39, 0.00, 37741.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v101': elapsed time 3.47 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 697, Real ops = 155, Vars = 210 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v101' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).da' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).da' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).da' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).da' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).da' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).da' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).da' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).da' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).da' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).da' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).da' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).da' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).da' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).da' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).da' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).da' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(0).qa' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wea' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).da' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).adra' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).qa' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wea' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).da' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).adra' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).qa' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wea' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).da' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).adra' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).qa' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wea' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).da' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).adra' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(4).qa' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).wea' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).da' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).adra' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(5).qa' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).wea' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).da' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).adra' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(6).qa' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).wea' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).da' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).adra' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(7).qa' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).wea' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).da' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).adra' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(0).qa' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).wea' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).da' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).adra' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(1).qa' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).wea' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).da' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).adra' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(2).qa' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).wea' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).da' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).adra' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(3).qa' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).wea' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).da' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).adra' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(4).qa' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(4).wea' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(4).da' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(4).adra' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(5).qa' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(5).wea' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(5).da' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(5).adra' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(6).qa' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(6).wea' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(6).da' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(6).adra' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(7).qa' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(7).wea' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(7).da' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(7).adra' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v101': elapsed time 30.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v101': elapsed time 54.34 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v101': elapsed time 78.21 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v101': elapsed time 94.32 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 80861, Real ops = 181, Vars = 1098 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v101' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v101': elapsed time 27.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v101': elapsed time 57.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Creating shared register 'COMP_LOOP-1:acc#1.psp' for variables 'COMP_LOOP-1:acc#1.psp, COMP_LOOP-2:acc#1.itm, COMP_LOOP-3:acc#1.itm, COMP_LOOP-5:acc#1.itm, COMP_LOOP-7:acc#1.itm, COMP_LOOP-8:acc#1.psp, COMP_LOOP:f2:asn#15.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:acc#3.itm' for variables 'COMP_LOOP-1:acc#3.itm, COMP_LOOP-3:acc#3.itm, COMP_LOOP-5:acc#3.itm, COMP_LOOP-8:acc#3.itm, COMP_LOOP:f2:asn#16.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:acc#3.itm' for variables 'COMP_LOOP-2:acc#3.itm, COMP_LOOP-4:acc#3.itm, COMP_LOOP:f1#1.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:acc#1.itm' for variables 'COMP_LOOP-4:acc#1.itm, COMP_LOOP-6:acc#1.itm, COMP_LOOP:f1#2.sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v101': elapsed time 81.81 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v101': elapsed time 106.10 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v101': elapsed time 130.42 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v101': elapsed time 154.20 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v101': elapsed time 156.93 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3895, Real ops = 1401, Vars = 968 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v101' (SOL-8)
# Info: Running transformation 'instance' on solution 'peaceNTT.v101': elapsed time 24.81 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v101': elapsed time 34.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3791, Real ops = 1224, Vars = 2663 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v101' (SOL-8)
# Info: Running transformation 'extract' on solution 'peaceNTT.v101': elapsed time 23.93 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v101/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v101/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v101/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v101/concat_sim_rtl.v
# Info: Running transformation 'extract' on solution 'peaceNTT.v101': elapsed time 54.48 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v101': elapsed time 63.34 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3766, Real ops = 1220, Vars = 1002 (SOL-21)
go assembly
directive set /peaceNTT/vec:rsc -INTERLEAVE 64
# CU_DIRECTIVE sid112 SET /peaceNTT/result:rsc {BLOCK_SIZE 0}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/xt {WORD_WIDTH 64}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid112 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid112 ADD {} {VERSION v102 SID sid112 BRANCH_SID sid111 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v102' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v102/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/INTERLEAVE 64
directive set /peaceNTT/result:rsc -BLOCK_SIZE 0
# /peaceNTT/result:rsc/BLOCK_SIZE 0
directive set /peaceNTT/result:rsc -INTERLEAVE 64
# /peaceNTT/result:rsc/INTERLEAVE 64
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 64
# /peaceNTT/twiddle:rsc/INTERLEAVE 64
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 64
# /peaceNTT/core/xt:rsc/INTERLEAVE 64
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 2
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 2
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 2
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v102' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COMP_LOOP', II='2' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v102': elapsed time 2.40 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 327, Real ops = 120, Vars = 78 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v102' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 64 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(16)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(17)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(18)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(19)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(20)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(21)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(22)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(23)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(24)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(25)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(26)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(27)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(28)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(29)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(30)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(31)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(32)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(33)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(34)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(35)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(36)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(37)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(38)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(39)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(40)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(41)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(42)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(43)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(44)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(45)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(46)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(47)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(48)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(49)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(50)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(51)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(52)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(53)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(54)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(55)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(56)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(57)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(58)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(59)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(60)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(61)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(62)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(63)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 64 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(16)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(17)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(18)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(19)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(20)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(21)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(22)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(23)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(24)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(25)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(26)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(27)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(28)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(29)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(30)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(31)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(32)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(33)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(34)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(35)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(36)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(37)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(38)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(39)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(40)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(41)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(42)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(43)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(44)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(45)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(46)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(47)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(48)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(49)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(50)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(51)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(52)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(53)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(54)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(55)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(56)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(57)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(58)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(59)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(60)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(61)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(62)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(63)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 64 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(16)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(17)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(18)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(19)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(20)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(21)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(22)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(23)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(24)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(25)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(26)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(27)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(28)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(29)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(30)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(31)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(32)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(33)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(34)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(35)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(36)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(37)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(38)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(39)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(40)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(41)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(42)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(43)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(44)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(45)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(46)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(47)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(48)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(49)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(50)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(51)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(52)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(53)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(54)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(55)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(56)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(57)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(58)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(59)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(60)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(61)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(62)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(63)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 64 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(16)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(17)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(18)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(19)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(20)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(21)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(22)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(23)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(24)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(25)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(26)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(27)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(28)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(29)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(30)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(31)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(32)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(33)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(34)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(35)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(36)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(37)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(38)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(39)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(40)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(41)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(42)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(43)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(44)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(45)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(46)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(47)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(48)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(49)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(50)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(51)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(52)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(53)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(54)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(55)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(56)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(57)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(58)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(59)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(60)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(61)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(62)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(63)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v102': elapsed time 16.97 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1738, Real ops = 120, Vars = 543 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v102' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v102': elapsed time 0.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1738, Real ops = 120, Vars = 543 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v102' (SOL-8)
# Info: Running transformation 'architect' on solution 'peaceNTT.v102': elapsed time 23.91 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Design 'peaceNTT' contains '387' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v102': elapsed time 25.46 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 3125, Real ops = 387, Vars = 692 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v102' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(82,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 16645cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 16645cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 16629cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,44,1): chained data dependency at time 16629cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 16629cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,4)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,26,10): chained data dependency at time 16628cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,4,64,16,16,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): feedback data dependency at time 16630cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,4,64,16,16,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency with delay of 0.75 at time 16629cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(135,4,64,16,16,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 16645cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(135,4,64,16,16,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v102': elapsed time 26.21 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 3125, Real ops = 387, Vars = 692 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
project new -name Catapult_simulation
set_working_dir /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp
solution file add ./src/ntt.cpp -exclude true
# /INPUTFILES/1
solution file set /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp -exclude false
# File '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp' saved
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/catapult.log"
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.67 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIT_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIT_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIT_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIT_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' iterated at most 513 times. (LOOP-2)
# Design 'inPlaceNTT_DIT_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 2.51 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 53, Real ops = 27, Vars = 21 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1926-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 1.22 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 53, Real ops = 27, Vars = 21 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 53, Real ops = 27, Vars = 21 (SOL-21)
directive set DSP_EXTRACTION yes
# /DSP_EXTRACTION yes
directive set SCHED_USE_MULTICYCLE true
# /SCHED_USE_MULTICYCLE true
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 1.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '30' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.75 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 82, Real ops = 30, Vars = 29 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(51): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' (68 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 327827 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 327823, Area (Datapath, Register, Total) = 48723.50, 0.00, 48723.50 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 434014, Area (Datapath, Register, Total) = 40364.26, 0.00, 40364.26 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.39 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 82, Real ops = 30, Vars = 29 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(53): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 7.89 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3863, Real ops = 82, Vars = 535 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 1.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 930, Real ops = 223, Vars = 513 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 2.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 907, Real ops = 206, Vars = 782 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 8.94 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 902, Real ops = 208, Vars = 508 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v2' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v2/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 0.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 53, Real ops = 27, Vars = 21 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 0.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 0.98 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 0.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '30' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 0.28 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 82, Real ops = 30, Vars = 29 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(51): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 226253 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 226249, Area (Datapath, Register, Total) = 48723.50, 0.00, 48723.50 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 295504, Area (Datapath, Register, Total) = 39756.26, 0.00, 39756.26 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 0.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 82, Real ops = 30, Vars = 29 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(53): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 7.36 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2732, Real ops = 83, Vars = 532 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 1.20 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 884, Real ops = 220, Vars = 515 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 2.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 855, Real ops = 204, Vars = 762 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 8.81 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 855, Real ops = 205, Vars = 513 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v3' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v3/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 53, Real ops = 27, Vars = 21 (SOL-21)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.88 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '30' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.27 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 82, Real ops = 30, Vars = 29 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(51): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 180083 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 180079, Area (Datapath, Register, Total) = 48723.50, 0.00, 48723.50 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 230866, Area (Datapath, Register, Total) = 39756.26, 0.00, 39756.26 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.33 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 82, Real ops = 30, Vars = 29 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(53): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 7.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2290, Real ops = 82, Vars = 524 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 1.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 770, Real ops = 161, Vars = 484 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 2.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 764, Real ops = 135, Vars = 680 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 8.63 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 759, Real ops = 138, Vars = 482 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -UNROLL 4
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v4' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v4/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL 4
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): N_UNROLL parameter 4 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.91 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 198, Real ops = 77, Vars = 57 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.96 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 200, Real ops = 77, Vars = 57 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 200, Real ops = 77, Vars = 57 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '199' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 1.49 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 556, Real ops = 199, Vars = 128 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#1" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#2" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)" ntt.cpp(55,4,10) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained feedback data dependency at time 1973cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#2" with delay  1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "factor1#2.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.25 at time 1973cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#1" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 1973cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc.@" (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.75 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 556, Real ops = 199, Vars = 128 (SOL-21)
# Error: Design 'inPlaceNTT_DIT_precomp' could not schedule partition '/inPlaceNTT_DIT_precomp/core' - could not schedule even with unlimited resources
go assembly
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v5' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v5/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): N_UNROLL parameter 4 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.92 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 198, Real ops = 77, Vars = 57 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.96 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 200, Real ops = 77, Vars = 57 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 200, Real ops = 77, Vars = 57 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '199' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 1.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 556, Real ops = 199, Vars = 128 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#1" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#2" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "COMP_LOOP-2:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#2" ntt.cpp(55,4,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#3" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#4" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "COMP_LOOP-3:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#4" ntt.cpp(55,4,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#5" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#6" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "COMP_LOOP-4:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#6" ntt.cpp(55,4,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#7" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "COMP_LOOP-1:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)" ntt.cpp(55,4,10) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.25 at time 3445cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 3445cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "COMP_LOOP-1:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 3433cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "COMP_LOOP-1:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 3433cy+1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "COMP_LOOP-1:VEC_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 3432cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)" with delay  1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "factor1#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.25 at time 3433cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#7" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 3432cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#6" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.25 at time 3431cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#3" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 3431cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "COMP_LOOP-4:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 3419cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "COMP_LOOP-4:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 3419cy+1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "COMP_LOOP-4:VEC_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 3418cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#6" with delay  1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "factor1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.25 at time 3419cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#5" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 3418cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#4" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.25 at time 3417cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#2" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 3417cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "COMP_LOOP-3:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#3.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 3405cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "COMP_LOOP-3:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 3405cy+1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "COMP_LOOP-3:VEC_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 3404cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#4" with delay  1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "factor1#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.25 at time 3405cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#3" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 3404cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#2" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.25 at time 3403cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#1" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 3403cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "COMP_LOOP-2:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#2.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 3391cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "COMP_LOOP-2:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result#2.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 3391cy+1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "COMP_LOOP-2:VEC_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 3390cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)#2" with delay  1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "factor1#2.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.25 at time 3391cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#1" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 3446cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc.@" (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v5': elapsed time 0.73 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 556, Real ops = 199, Vars = 128 (SOL-21)
# Error: Design 'inPlaceNTT_DIT_precomp' could not schedule partition '/inPlaceNTT_DIT_precomp/core' - could not schedule even with unlimited resources
go assembly
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -UNROLL no
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v6' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v6/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL no
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /inPlaceNTT_DIT_precomp/core/VEC_LOOP -PIPELINE_INIT_INTERVAL 1
# /inPlaceNTT_DIT_precomp/core/VEC_LOOP/PIPELINE_INIT_INTERVAL 1
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v6': elapsed time 0.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v6': elapsed time 0.96 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v6' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v6': elapsed time 0.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v6' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '30' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v6': elapsed time 0.34 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 83, Real ops = 30, Vars = 29 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#1" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)" ntt.cpp(55,4,10) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 0.75 at time 837cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 837cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 825cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 825cy+1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "VEC_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 824cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "VEC_LOOP:read_mem(vec:rsc.@)" with delay  1.62 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "factor1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 0.75 at time 824cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)#1" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 837cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc.@)" with delay  1.07 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc.@" (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v6': elapsed time 0.63 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 83, Real ops = 30, Vars = 29 (SOL-21)
# Error: Design 'inPlaceNTT_DIT_precomp' could not schedule partition '/inPlaceNTT_DIT_precomp/core' - could not schedule even with unlimited resources
go assembly
directive set /inPlaceNTT_DIT_precomp/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v7' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v7/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
directive set /inPlaceNTT_DIT_precomp/vec:rsc -INTERLEAVE 8
# /inPlaceNTT_DIT_precomp/vec:rsc/INTERLEAVE 8
directive set /inPlaceNTT_DIT_precomp/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# /inPlaceNTT_DIT_precomp/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 0.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 1.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 139, Real ops = 27, Vars = 40 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 0.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 139, Real ops = 27, Vars = 40 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '60' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 0.48 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 255, Real ops = 60, Vars = 61 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc(0)(0).@)#1" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "VEC_LOOP:read_mem(vec:rsc(0)(0).@)" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc(0)(0).@)" ntt.cpp(55,4,10) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 0.75 at time 2089cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.lpi#4.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 2089cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 2077cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 2077cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "VEC_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 2077cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MUX1HOT "VEC_LOOP:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp.lpi#4.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 2076cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "VEC_LOOP:read_mem(vec:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 0.75 at time 2076cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 2089cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "VEC_LOOP:write_mem(vec:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 0.84 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 255, Real ops = 60, Vars = 61 (SOL-21)
# Error: Design 'inPlaceNTT_DIT_precomp' could not schedule partition '/inPlaceNTT_DIT_precomp/core' - could not schedule even with unlimited resources
go assembly
directive set /inPlaceNTT_DIT_precomp/core/VEC_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v8' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v8/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/VEC_LOOP/PIPELINE_INIT_INTERVAL 0
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(51): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 0.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 61, Real ops = 27, Vars = 25 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 1.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 139, Real ops = 27, Vars = 40 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 0.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 139, Real ops = 27, Vars = 40 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '60' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 0.41 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 254, Real ops = 60, Vars = 61 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(51): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 180083 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 180078, Area (Datapath, Register, Total) = 43394.41, 0.00, 43394.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 230865, Area (Datapath, Register, Total) = 34427.16, 0.00, 34427.16 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 0.61 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 254, Real ops = 60, Vars = 61 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.q' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 8.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3773, Real ops = 64, Vars = 230 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 1.31 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 807, Real ops = 245, Vars = 192 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 1.25 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 830, Real ops = 226, Vars = 614 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v8/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v8/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v8/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v8/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 8.90 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 819, Real ops = 230, Vars = 188 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.84 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v9' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIT_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIT_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIT_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIT_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' iterated at most 513 times. (LOOP-2)
# Design 'inPlaceNTT_DIT_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v9/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v9': elapsed time 2.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 55, Real ops = 27, Vars = 20 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v9' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v9': elapsed time 0.57 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 55, Real ops = 27, Vars = 20 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v9' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v9': elapsed time 0.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 55, Real ops = 27, Vars = 20 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v9': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 63, Real ops = 27, Vars = 24 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v9': elapsed time 1.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 141, Real ops = 27, Vars = 39 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v9' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v9': elapsed time 0.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 141, Real ops = 27, Vars = 39 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v9' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '60' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v9': elapsed time 0.40 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 256, Real ops = 60, Vars = 60 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v10' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v10/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 63, Real ops = 27, Vars = 24 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 1.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 141, Real ops = 27, Vars = 39 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 0.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 141, Real ops = 27, Vars = 39 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '60' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 0.40 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 256, Real ops = 60, Vars = 60 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 166241 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 166236, Area (Datapath, Register, Total) = 43404.41, 0.00, 43404.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 217023, Area (Datapath, Register, Total) = 34437.16, 0.00, 34437.16 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 0.59 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 256, Real ops = 60, Vars = 60 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 8.24 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3651, Real ops = 62, Vars = 229 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 1.30 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 771, Real ops = 228, Vars = 187 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 1.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 795, Real ops = 220, Vars = 581 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v10' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v10/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v10/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v10/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v10/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v10': elapsed time 8.41 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 784, Real ops = 224, Vars = 184 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/VEC_LOOP -UNROLL 2
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v11' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v11/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/VEC_LOOP/UNROLL 2
directive set /inPlaceNTT_DIT_precomp/core/VEC_LOOP -UNROLL no
# /inPlaceNTT_DIT_precomp/core/VEC_LOOP/UNROLL no
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -UNROLL 2
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL 2
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): N_UNROLL parameter 2 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 0.60 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 108, Real ops = 43, Vars = 33 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 1.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 251, Real ops = 43, Vars = 49 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 251, Real ops = 43, Vars = 49 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '109' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 0.64 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 481, Real ops = 109, Vars = 87 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (71 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 164252 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 164247, Area (Datapath, Register, Total) = 44874.18, 0.00, 44874.18 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 217446, Area (Datapath, Register, Total) = 35899.06, 0.00, 35899.06 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 1.46 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 481, Real ops = 109, Vars = 87 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 11.77 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 6634, Real ops = 92, Vars = 265 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP-1:acc#5.psp' for variables 'COMP_LOOP-1:acc#5.psp, COMP_LOOP-2:acc#5.psp, factor2#1.sva, factor2.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:acc#8.itm' for variables 'COMP_LOOP-1:acc#8.itm, COMP_LOOP-2:acc#8.itm, tmp#2.lpi#4.dfm, tmp.lpi#4.dfm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 2.82 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1916, Real ops = 726, Vars = 238 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 2.31 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1865, Real ops = 671, Vars = 1602 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v11' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v11/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v11/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v11/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v11/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v11': elapsed time 10.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1844, Real ops = 679, Vars = 225 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -UNROLL 2
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v12' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v12/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/UNROLL 2
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -UNROLL no
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL no
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 2 not an exact divisor of 9, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 0.80 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 116, Real ops = 51, Vars = 36 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 1.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 258, Real ops = 51, Vars = 52 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 258, Real ops = 51, Vars = 52 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '117' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 0.82 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 483, Real ops = 117, Vars = 92 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 138622 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 138618, Area (Datapath, Register, Total) = 44043.28, 0.00, 44043.28 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 180968, Area (Datapath, Register, Total) = 34468.03, 0.00, 34468.03 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 0.93 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 483, Real ops = 117, Vars = 92 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 13.02 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 6727, Real ops = 112, Vars = 272 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp, STAGE_LOOP-2:COMP_LOOP:acc#5.psp, factor2#1.sva, factor2.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, tmp#2.lpi#4.dfm, tmp.lpi#4.dfm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 2.68 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1772, Real ops = 650, Vars = 223 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 2.20 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1803, Real ops = 639, Vars = 1535 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v12' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v12/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v12/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v12/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v12/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v12': elapsed time 10.42 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1768, Real ops = 639, Vars = 223 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -UNROLL 4
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v13' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v13/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/UNROLL 4
go architect
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 4 not an exact divisor of 9, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 65 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 1.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 211, Real ops = 91, Vars = 58 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 1.42 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 481, Real ops = 91, Vars = 76 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 0.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 481, Real ops = 91, Vars = 76 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '223' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 1.63 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 933, Real ops = 223, Vars = 156 (SOL-21)
go extract
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 107027 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 107023, Area (Datapath, Register, Total) = 44700.14, 0.00, 44700.14 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 138835, Area (Datapath, Register, Total) = 34516.90, 0.00, 34516.90 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 1.99 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 933, Real ops = 223, Vars = 156 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 21.26 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 13155, Real ops = 204, Vars = 358 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#67.itm, COMP_LOOP:COMP_LOOP:and#95.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#58.itm, COMP_LOOP:COMP_LOOP:and#86.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:and#68.itm, COMP_LOOP:COMP_LOOP:and#96.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#60.itm, COMP_LOOP:COMP_LOOP:and#88.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#69.itm, COMP_LOOP:COMP_LOOP:and#97.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#61.itm, COMP_LOOP:COMP_LOOP:and#89.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#37.itm' for variables 'COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#65.itm, COMP_LOOP:COMP_LOOP:and#9.itm, COMP_LOOP:COMP_LOOP:and#93.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#1.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#13.itm, COMP_LOOP:COMP_LOOP:nor#5.itm, COMP_LOOP:COMP_LOOP:nor#9.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#34.itm' for variables 'COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#62.itm, COMP_LOOP:COMP_LOOP:and#90.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#12.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#12.itm, COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#8.itm, COMP_LOOP:COMP_LOOP:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'exit:STAGE_LOOP-1:COMP_LOOP.sva' for variables 'exit:STAGE_LOOP-1:COMP_LOOP.sva, exit:STAGE_LOOP-2:COMP_LOOP.sva, exit:STAGE_LOOP-3:COMP_LOOP.sva, exit:STAGE_LOOP-4:COMP_LOOP.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1)#3.sva, COMP_LOOP:acc#10.cse(10:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#1.sva' for variables 'COMP_LOOP:acc#1.cse#1.sva, COMP_LOOP:acc#1.cse#2.sva, COMP_LOOP:acc#1.cse#3.sva, COMP_LOOP:acc#1.cse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j#1.sva(9:0)' for variables 'VEC_LOOP:j#1.sva(9:0), VEC_LOOP:j#2.sva(9:0), VEC_LOOP:j#3.sva(9:0), VEC_LOOP:j.sva(9:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp, STAGE_LOOP-2:COMP_LOOP:acc#5.psp, STAGE_LOOP-3:COMP_LOOP:acc#5.psp, STAGE_LOOP-4:COMP_LOOP:acc#5.psp, factor2#1.sva, factor2#2.sva, factor2#3.sva, factor2.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, tmp#2.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp#6.lpi#4.dfm, tmp.lpi#4.dfm' (7 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:mul.mut' for variables 'STAGE_LOOP-1:COMP_LOOP:mul.mut, STAGE_LOOP-2:COMP_LOOP:mul.mut, STAGE_LOOP-3:COMP_LOOP:mul.mut, STAGE_LOOP-4:COMP_LOOP:mul.mut' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 6.79 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3312, Real ops = 1198, Vars = 270 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 4.50 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3455, Real ops = 1236, Vars = 3080 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v13' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v13/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v13/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v13/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v13/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v13': elapsed time 14.98 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3400, Real ops = 1231, Vars = 285 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -UNROLL 8
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v14' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v14/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/UNROLL 8
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 8 not an exact divisor of 9, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' iterated at most 128 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:VEC_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:COMP_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:VEC_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:COMP_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:VEC_LOOP' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:COMP_LOOP' iterated at most 128 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:VEC_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 2.37 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 325, Real ops = 107, Vars = 88 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 3.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 904, Real ops = 107, Vars = 110 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 0.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 904, Real ops = 107, Vars = 110 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '324' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 1.72 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2082, Real ops = 324, Vars = 241 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 304200 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 304196, Area (Datapath, Register, Total) = 43662.69, 0.00, 43662.69 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 394330, Area (Datapath, Register, Total) = 34695.44, 0.00, 34695.44 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 2.52 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2082, Real ops = 324, Vars = 241 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 23.94 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 25.54 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 25233, Real ops = 258, Vars = 456 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#113.itm' for variables 'COMP_LOOP:COMP_LOOP:and#113.itm, COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#141.itm, COMP_LOOP:COMP_LOOP:and#169.itm, COMP_LOOP:COMP_LOOP:and#85.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#1.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#17.itm, COMP_LOOP:COMP_LOOP:nor#21.itm, COMP_LOOP:COMP_LOOP:nor#25.itm, COMP_LOOP:COMP_LOOP:nor#29.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#102.itm' for variables 'COMP_LOOP:COMP_LOOP:and#102.itm, COMP_LOOP:COMP_LOOP:and#130.itm, COMP_LOOP:COMP_LOOP:and#158.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#54.itm, COMP_LOOP:COMP_LOOP:and#74.itm, COMP_LOOP:COMP_LOOP:and#109.itm, COMP_LOOP:COMP_LOOP:and#137.itm, COMP_LOOP:COMP_LOOP:and#165.itm, COMP_LOOP:COMP_LOOP:and#81.itm, COMP_LOOP:COMP_LOOP:and#9.itm' (10 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#104.itm' for variables 'COMP_LOOP:COMP_LOOP:and#104.itm, COMP_LOOP:COMP_LOOP:and#132.itm, COMP_LOOP:COMP_LOOP:and#160.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#56.itm, COMP_LOOP:COMP_LOOP:and#76.itm, COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#111.itm, COMP_LOOP:COMP_LOOP:and#139.itm, COMP_LOOP:COMP_LOOP:and#167.itm, COMP_LOOP:COMP_LOOP:and#83.itm' (10 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#105.itm' for variables 'COMP_LOOP:COMP_LOOP:and#105.itm, COMP_LOOP:COMP_LOOP:and#133.itm, COMP_LOOP:COMP_LOOP:and#161.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#57.itm, COMP_LOOP:COMP_LOOP:and#77.itm, COMP_LOOP:COMP_LOOP:and#112.itm, COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#140.itm, COMP_LOOP:COMP_LOOP:and#168.itm, COMP_LOOP:COMP_LOOP:and#84.itm' (10 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#106.itm' for variables 'COMP_LOOP:COMP_LOOP:and#106.itm, COMP_LOOP:COMP_LOOP:and#134.itm, COMP_LOOP:COMP_LOOP:and#162.itm, COMP_LOOP:COMP_LOOP:and#58.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#78.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#12.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#12.itm, COMP_LOOP:COMP_LOOP:nor#16.itm, COMP_LOOP:COMP_LOOP:nor#20.itm, COMP_LOOP:COMP_LOOP:nor#24.itm, COMP_LOOP:COMP_LOOP:nor#28.itm, COMP_LOOP:COMP_LOOP:nor.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#17.psp.sva' for variables 'COMP_LOOP:acc#17.psp.sva, COMP_LOOP:k(7:0).sva#1, VEC_LOOP:j#2(10:2).sva(7:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(5:0).sva#1' for variables 'COMP_LOOP:k(5:0).sva#1, COMP_LOOP:k(6:0).sva(5:0), VEC_LOOP:j#4(10:4).sva(5:0), COMP_LOOP:acc#18.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(3:0).sva#1' for variables 'COMP_LOOP:k(3:0).sva#1, COMP_LOOP:k(4:0).sva(3:0), VEC_LOOP:j#6(10:6).sva(3:0), COMP_LOOP:acc#20.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(2:0).sva#1' for variables 'COMP_LOOP:k(2:0).sva#1, COMP_LOOP:k(3:0).sva(2:0), VEC_LOOP:j#7(10:7).sva(2:0), COMP_LOOP:acc#21.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(6:0).sva#1' for variables 'COMP_LOOP:k(6:0).sva#1, COMP_LOOP:k(7:0).sva(6:0), VEC_LOOP:j#3(10:3).sva(6:0), COMP_LOOP:acc.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp, STAGE_LOOP-2:COMP_LOOP:acc#5.psp, STAGE_LOOP-3:COMP_LOOP:acc#5.psp, STAGE_LOOP-4:COMP_LOOP:acc#5.psp, STAGE_LOOP-5:COMP_LOOP:acc#5.psp, STAGE_LOOP-6:COMP_LOOP:acc#5.psp, STAGE_LOOP-7:COMP_LOOP:acc#5.psp, STAGE_LOOP-8:COMP_LOOP:acc#5.psp, factor2#1.sva, factor2#2.sva, factor2#3.sva, factor2#4.sva, factor2#5.sva, factor2#6.sva, factor2#7.sva, factor2.sva, tmp#2.sva#3, tmp#4.sva#3, tmp#6.sva#5' (18 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, STAGE_LOOP-5:COMP_LOOP:acc#8.itm, STAGE_LOOP-6:COMP_LOOP:acc#8.itm, STAGE_LOOP-7:COMP_LOOP:acc#8.itm, STAGE_LOOP-8:COMP_LOOP:acc#8.itm, tmp#10.lpi#4.dfm, tmp#12.lpi#4.dfm, tmp#14.lpi#4.dfm, tmp#2.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp#6.lpi#4.dfm, tmp#8.lpi#4.dfm, tmp.lpi#4.dfm, tmp#2.sva#1, tmp#4.sva#2, tmp#6.sva#4' (18 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:mul.mut' for variables 'STAGE_LOOP-1:COMP_LOOP:mul.mut, STAGE_LOOP-2:COMP_LOOP:mul.mut, STAGE_LOOP-3:COMP_LOOP:mul.mut, STAGE_LOOP-4:COMP_LOOP:mul.mut, STAGE_LOOP-5:COMP_LOOP:mul.mut, STAGE_LOOP-6:COMP_LOOP:mul.mut, STAGE_LOOP-7:COMP_LOOP:mul.mut, STAGE_LOOP-8:COMP_LOOP:mul.mut' (7 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j#1.sva(9:0)' for variables 'VEC_LOOP:j#1.sva(9:0), COMP_LOOP:acc#17.psp.sva, COMP_LOOP:k(7:0).sva#1, VEC_LOOP:j#2(10:2).sva(7:0), COMP_LOOP:acc#19.psp.sva, VEC_LOOP:j#5(10:5).sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(9:0)#1.sva(8:0)' for variables 'COMP_LOOP:k(9:0)#1.sva(8:0), STAGE_LOOP-2:COMP_LOOP:slc(COMP_LOOP:acc#10)(10-1).psp.sva, COMP_LOOP:k(6:0).sva#1, COMP_LOOP:k(7:0).sva(6:0), VEC_LOOP:j#3(10:3).sva(6:0), COMP_LOOP:acc.psp.sva, COMP_LOOP:k(4:0).sva#1, COMP_LOOP:k(5:0).sva(4:0)' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 21.49 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 6755, Real ops = 2524, Vars = 543 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 10.79 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 7104, Real ops = 2639, Vars = 6545 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v14' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v14/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v14/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v14/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v14/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v14': elapsed time 22.73 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 7095, Real ops = 2654, Vars = 548 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -UNROLL yes
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v15' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v15/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/UNROLL yes
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being fully unrolled (9 times). (LOOP-7)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' iterated at most 128 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:VEC_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:COMP_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:VEC_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:COMP_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:VEC_LOOP' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:COMP_LOOP' iterated at most 128 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:VEC_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-9:COMP_LOOP' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-9:VEC_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 2.42 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 333, Real ops = 107, Vars = 94 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 4.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 985, Real ops = 107, Vars = 117 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 0.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 985, Real ops = 107, Vars = 117 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '347' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 1.98 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2343, Real ops = 347, Vars = 258 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-9:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-9:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-8:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-7:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-6:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 171008 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 171003, Area (Datapath, Register, Total) = 42950.95, 0.00, 42950.95 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 221691, Area (Datapath, Register, Total) = 34591.71, 0.00, 34591.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 2.55 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2343, Real ops = 347, Vars = 258 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 23.57 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 24.55 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 28186, Real ops = 270, Vars = 475 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#101.itm' for variables 'COMP_LOOP:COMP_LOOP:and#101.itm, COMP_LOOP:COMP_LOOP:and#129.itm, COMP_LOOP:COMP_LOOP:and#157.itm, COMP_LOOP:COMP_LOOP:and#185.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#73.itm, COMP_LOOP:COMP_LOOP:and#122.itm, COMP_LOOP:COMP_LOOP:and#150.itm, COMP_LOOP:COMP_LOOP:and#178.itm, COMP_LOOP:COMP_LOOP:and#46.itm, COMP_LOOP:COMP_LOOP:and#66.itm, COMP_LOOP:COMP_LOOP:and#94.itm' (11 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#103.itm' for variables 'COMP_LOOP:COMP_LOOP:and#103.itm, COMP_LOOP:COMP_LOOP:and#131.itm, COMP_LOOP:COMP_LOOP:and#159.itm, COMP_LOOP:COMP_LOOP:and#187.itm, COMP_LOOP:COMP_LOOP:and#7.itm, COMP_LOOP:COMP_LOOP:and#75.itm, COMP_LOOP:COMP_LOOP:and#124.itm, COMP_LOOP:COMP_LOOP:and#152.itm, COMP_LOOP:COMP_LOOP:and#180.itm, COMP_LOOP:COMP_LOOP:and#48.itm, COMP_LOOP:COMP_LOOP:and#68.itm, COMP_LOOP:COMP_LOOP:and#96.itm' (11 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#104.itm' for variables 'COMP_LOOP:COMP_LOOP:and#104.itm, COMP_LOOP:COMP_LOOP:and#132.itm, COMP_LOOP:COMP_LOOP:and#160.itm, COMP_LOOP:COMP_LOOP:and#188.itm, COMP_LOOP:COMP_LOOP:and#76.itm, COMP_LOOP:COMP_LOOP:and#8.itm, COMP_LOOP:COMP_LOOP:and#125.itm, COMP_LOOP:COMP_LOOP:and#153.itm, COMP_LOOP:COMP_LOOP:and#181.itm, COMP_LOOP:COMP_LOOP:and#49.itm, COMP_LOOP:COMP_LOOP:and#69.itm, COMP_LOOP:COMP_LOOP:and#97.itm' (11 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#105.itm' for variables 'COMP_LOOP:COMP_LOOP:and#105.itm, COMP_LOOP:COMP_LOOP:and#133.itm, COMP_LOOP:COMP_LOOP:and#161.itm, COMP_LOOP:COMP_LOOP:and#189.itm, COMP_LOOP:COMP_LOOP:and#77.itm, COMP_LOOP:COMP_LOOP:and#9.itm, COMP_LOOP:COMP_LOOP:and#126.itm, COMP_LOOP:COMP_LOOP:and#154.itm, COMP_LOOP:COMP_LOOP:and#182.itm, COMP_LOOP:COMP_LOOP:and#50.itm, COMP_LOOP:COMP_LOOP:and#70.itm, COMP_LOOP:COMP_LOOP:and#98.itm' (11 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#1.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#17.itm, COMP_LOOP:COMP_LOOP:nor#21.itm, COMP_LOOP:COMP_LOOP:nor#25.itm, COMP_LOOP:COMP_LOOP:nor#29.itm, COMP_LOOP:COMP_LOOP:nor#33.itm, COMP_LOOP:COMP_LOOP:nor#12.itm, COMP_LOOP:COMP_LOOP:nor#16.itm, COMP_LOOP:COMP_LOOP:nor#20.itm, COMP_LOOP:COMP_LOOP:nor#24.itm, COMP_LOOP:COMP_LOOP:nor#28.itm, COMP_LOOP:COMP_LOOP:nor#32.itm' (11 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(6:0).sva#1' for variables 'COMP_LOOP:k(6:0).sva#1, COMP_LOOP:k(7:0).sva(6:0), VEC_LOOP:j#3(10:3).sva(6:0), COMP_LOOP:acc#20.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(5:0).sva#1' for variables 'COMP_LOOP:k(5:0).sva#1, COMP_LOOP:k(6:0).sva(5:0), VEC_LOOP:j#4(10:4).sva(5:0), COMP_LOOP:acc#21.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(3:0).sva#1' for variables 'COMP_LOOP:k(3:0).sva#1, COMP_LOOP:k(4:0).sva(3:0), VEC_LOOP:j#6(10:6).sva(3:0), COMP_LOOP:acc#23.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(2:0).sva#1' for variables 'COMP_LOOP:k(2:0).sva#1, COMP_LOOP:k(3:0).sva(2:0), VEC_LOOP:j#7(10:7).sva(2:0), COMP_LOOP:acc#24.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(2:0).sva(1:0)' for variables 'COMP_LOOP:k(2:0).sva(1:0), VEC_LOOP:j#8(10:8).sva(1:0), COMP_LOOP:acc#25.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(7:0).sva#1' for variables 'COMP_LOOP:k(7:0).sva#1, COMP_LOOP:k(8:0).sva(7:0), VEC_LOOP:j#2(10:2).sva(7:0), COMP_LOOP:acc.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(8:0).sva#1' for variables 'COMP_LOOP:k(8:0).sva#1, STAGE_LOOP-2:COMP_LOOP:slc(COMP_LOOP:acc#10)(10-1).psp.sva, VEC_LOOP:j#1(9:1).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp, STAGE_LOOP-2:COMP_LOOP:acc#5.psp, STAGE_LOOP-3:COMP_LOOP:acc#5.psp, STAGE_LOOP-4:COMP_LOOP:acc#5.psp, STAGE_LOOP-5:COMP_LOOP:acc#5.psp, STAGE_LOOP-6:COMP_LOOP:acc#5.psp, STAGE_LOOP-7:COMP_LOOP:acc#5.psp, STAGE_LOOP-8:COMP_LOOP:acc#5.psp, STAGE_LOOP-9:COMP_LOOP:acc#5.psp, factor2#1.sva, factor2#2.sva, factor2#3.sva, factor2#4.sva, factor2#5.sva, factor2#6.sva, factor2#7.sva, factor2#8.sva, factor2.sva, tmp#2.sva#3, tmp#4.sva#3, tmp#6.sva#5' (20 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, STAGE_LOOP-5:COMP_LOOP:acc#8.itm, STAGE_LOOP-6:COMP_LOOP:acc#8.itm, STAGE_LOOP-7:COMP_LOOP:acc#8.itm, STAGE_LOOP-8:COMP_LOOP:acc#8.itm, STAGE_LOOP-9:COMP_LOOP:acc#8.itm, tmp#10.lpi#3.dfm, tmp#12.lpi#3.dfm, tmp#14.lpi#3.dfm, tmp#16.lpi#3.dfm, tmp#2.lpi#3.dfm, tmp#4.lpi#3.dfm, tmp#6.lpi#3.dfm, tmp#8.lpi#3.dfm, tmp.lpi#2.dfm, tmp#2.sva#1, tmp#4.sva#2, tmp#6.sva#4' (20 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:mul.mut' for variables 'STAGE_LOOP-1:COMP_LOOP:mul.mut, STAGE_LOOP-2:COMP_LOOP:mul.mut, STAGE_LOOP-3:COMP_LOOP:mul.mut, STAGE_LOOP-4:COMP_LOOP:mul.mut, STAGE_LOOP-5:COMP_LOOP:mul.mut, STAGE_LOOP-6:COMP_LOOP:mul.mut, STAGE_LOOP-7:COMP_LOOP:mul.mut, STAGE_LOOP-8:COMP_LOOP:mul.mut, STAGE_LOOP-9:COMP_LOOP:mul.mut' (8 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(8:0).sva#1' for variables 'COMP_LOOP:k(8:0).sva#1, STAGE_LOOP-2:COMP_LOOP:slc(COMP_LOOP:acc#10)(10-1).psp.sva, VEC_LOOP:j#1(9:1).sva, COMP_LOOP:k(6:0).sva#1, COMP_LOOP:k(7:0).sva(6:0), VEC_LOOP:j#3(10:3).sva(6:0), COMP_LOOP:acc#20.psp.sva, COMP_LOOP:k(4:0).sva#1, COMP_LOOP:k(5:0).sva(4:0)' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 23.99 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 25.64 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 7559, Real ops = 2798, Vars = 602 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 11.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 7749, Real ops = 2886, Vars = 7148 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v15' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v15/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v15/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v15/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v15/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 21.00 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v15': elapsed time 26.54 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 7744, Real ops = 2899, Vars = 601 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -UNROLL 3
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v16' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v16/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/UNROLL 3
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 3 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 0.99 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 162, Real ops = 75, Vars = 48 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 1.32 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 368, Real ops = 75, Vars = 65 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 0.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 368, Real ops = 75, Vars = 65 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '174' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 1.22 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 705, Real ops = 174, Vars = 126 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 99812 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 99807, Area (Datapath, Register, Total) = 44187.51, 0.00, 44187.51 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 129474, Area (Datapath, Register, Total) = 34612.27, 0.00, 34612.27 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 1.41 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 705, Real ops = 174, Vars = 126 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 17.45 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 10086, Real ops = 163, Vars = 318 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#67.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#58.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:and#68.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#60.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#69.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#61.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#37.itm' for variables 'COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#65.itm, COMP_LOOP:COMP_LOOP:and#9.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#1.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#5.itm, COMP_LOOP:COMP_LOOP:nor#9.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#34.itm' for variables 'COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#62.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#4.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#8.itm, COMP_LOOP:COMP_LOOP:nor.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'exit:STAGE_LOOP-1:COMP_LOOP.sva' for variables 'exit:STAGE_LOOP-1:COMP_LOOP.sva, exit:STAGE_LOOP-2:COMP_LOOP.sva, exit:STAGE_LOOP-3:COMP_LOOP.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#1.sva' for variables 'COMP_LOOP:acc#1.cse#1.sva, COMP_LOOP:acc#1.cse#2.sva, COMP_LOOP:acc#1.cse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j#1.sva(9:0)' for variables 'VEC_LOOP:j#1.sva(9:0), VEC_LOOP:j#2.sva(9:0), VEC_LOOP:j.sva(9:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp, STAGE_LOOP-2:COMP_LOOP:acc#5.psp, STAGE_LOOP-3:COMP_LOOP:acc#5.psp, factor2#1.sva, factor2#2.sva, factor2.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, tmp#2.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp.lpi#4.dfm' (5 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:mul.mut' for variables 'STAGE_LOOP-1:COMP_LOOP:mul.mut, STAGE_LOOP-2:COMP_LOOP:mul.mut, STAGE_LOOP-3:COMP_LOOP:mul.mut' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 4.52 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2041, Real ops = 767, Vars = 263 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 3.25 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 2226, Real ops = 827, Vars = 1899 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v16' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v16/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v16/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v16/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v16/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v16': elapsed time 12.59 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 2174, Real ops = 809, Vars = 274 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -UNROLL 5
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v17' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v17/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/UNROLL 5
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 5 not an exact divisor of 9, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 5 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' iterated at most 65 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 1.44 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 276, Real ops = 111, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 1.79 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 633, Real ops = 111, Vars = 88 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 0.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 633, Real ops = 111, Vars = 88 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '275' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 2.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1267, Real ops = 275, Vars = 187 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 109308 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 109304, Area (Datapath, Register, Total) = 44878.14, 0.00, 44878.14 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 141776, Area (Datapath, Register, Total) = 34694.90, 0.00, 34694.90 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 2.20 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1267, Real ops = 275, Vars = 187 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 23.55 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 26.08 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 16428, Real ops = 251, Vars = 400 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#123.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#67.itm, COMP_LOOP:COMP_LOOP:and#95.itm, COMP_LOOP:COMP_LOOP:and#114.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#58.itm, COMP_LOOP:COMP_LOOP:and#86.itm' (9 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#125.itm' for variables 'COMP_LOOP:COMP_LOOP:and#125.itm, COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#69.itm, COMP_LOOP:COMP_LOOP:and#97.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#1.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#13.itm, COMP_LOOP:COMP_LOOP:nor#17.itm, COMP_LOOP:COMP_LOOP:nor#5.itm, COMP_LOOP:COMP_LOOP:nor#9.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#116.itm' for variables 'COMP_LOOP:COMP_LOOP:and#116.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#60.itm, COMP_LOOP:COMP_LOOP:and#88.itm, COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#124.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:and#68.itm, COMP_LOOP:COMP_LOOP:and#96.itm' (9 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#117.itm' for variables 'COMP_LOOP:COMP_LOOP:and#117.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#61.itm, COMP_LOOP:COMP_LOOP:and#89.itm, COMP_LOOP:COMP_LOOP:and#121.itm, COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#65.itm, COMP_LOOP:COMP_LOOP:and#9.itm, COMP_LOOP:COMP_LOOP:and#93.itm' (9 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#118.itm' for variables 'COMP_LOOP:COMP_LOOP:and#118.itm, COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#62.itm, COMP_LOOP:COMP_LOOP:and#90.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#12.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#12.itm, COMP_LOOP:COMP_LOOP:nor#16.itm, COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#8.itm, COMP_LOOP:COMP_LOOP:nor.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'exit:STAGE_LOOP-1:COMP_LOOP.sva' for variables 'exit:STAGE_LOOP-1:COMP_LOOP.sva, exit:STAGE_LOOP-2:COMP_LOOP.sva, exit:STAGE_LOOP-3:COMP_LOOP.sva, exit:STAGE_LOOP-4:COMP_LOOP.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1)#3.sva, COMP_LOOP:acc#10.cse(10:1)#4.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#1.sva' for variables 'COMP_LOOP:acc#1.cse#1.sva, COMP_LOOP:acc#1.cse#2.sva, COMP_LOOP:acc#1.cse#3.sva, COMP_LOOP:acc#1.cse#4.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j#1.sva(9:0)' for variables 'VEC_LOOP:j#1.sva(9:0), VEC_LOOP:j#2.sva(9:0), VEC_LOOP:j#3.sva(9:0), VEC_LOOP:j#4.sva(9:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#5.psp, STAGE_LOOP-2:COMP_LOOP:acc#5.psp, STAGE_LOOP-3:COMP_LOOP:acc#5.psp, STAGE_LOOP-4:COMP_LOOP:acc#5.psp, STAGE_LOOP-5:COMP_LOOP:acc#5.psp, factor2#1.sva, factor2#2.sva, factor2#3.sva, factor2#4.sva, factor2.sva' (9 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, STAGE_LOOP-5:COMP_LOOP:acc#8.itm, tmp#2.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp#6.lpi#4.dfm, tmp#8.lpi#4.dfm, tmp.lpi#4.dfm' (9 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:mul.mut' for variables 'STAGE_LOOP-1:COMP_LOOP:mul.mut, STAGE_LOOP-2:COMP_LOOP:mul.mut, STAGE_LOOP-3:COMP_LOOP:mul.mut, STAGE_LOOP-4:COMP_LOOP:mul.mut, STAGE_LOOP-5:COMP_LOOP:mul.mut' (4 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP:lshift.psp#4.sva' for variables 'STAGE_LOOP:lshift.psp#4.sva, COMP_LOOP:acc.psp.sva, COMP_LOOP:k(6:0).sva(5:0), COMP_LOOP:k(8:0).sva(7:0), STAGE_LOOP-2:lshift.psp.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 9.54 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3781, Real ops = 1471, Vars = 371 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 6.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 4119, Real ops = 1595, Vars = 3677 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v17' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v17/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v17/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v17/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v17/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v17': elapsed time 18.18 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 4076, Real ops = 1607, Vars = 392 (SOL-21)
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -PIPELINE_INIT_INTERVAL 1
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v18' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v18/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 5 not an exact divisor of 9, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 5 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' iterated at most 65 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v18': elapsed time 1.64 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 276, Real ops = 111, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v18': elapsed time 1.84 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 633, Real ops = 111, Vars = 88 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v18' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v18': elapsed time 0.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 633, Real ops = 111, Vars = 88 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v18' (SOL-8)
# Info: Merged 'VEC_LOOP:select#2' at $PROJECT_HOME/src/ntt.cpp(47) to 'COMP_LOOP:select' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'VEC_LOOP:select#3' at $PROJECT_HOME/src/ntt.cpp(47) to 'COMP_LOOP:select#4' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'VEC_LOOP:select#4' at $PROJECT_HOME/src/ntt.cpp(47) to 'COMP_LOOP:select#8' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'VEC_LOOP:select#5' at $PROJECT_HOME/src/ntt.cpp(47) to 'COMP_LOOP:select#12' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Design 'inPlaceNTT_DIT_precomp' contains '440' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v18': elapsed time 3.48 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1705, Real ops = 440, Vars = 275 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v18' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "STAGE_LOOP-2:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2" ntt.cpp(55,4,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "STAGE_LOOP-3:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4" ntt.cpp(55,4,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "STAGE_LOOP-4:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6" ntt.cpp(55,4,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "STAGE_LOOP-5:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" ntt.cpp(55,4,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "STAGE_LOOP-1:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)" ntt.cpp(55,4,10) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.49145 at time 8152cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#1.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 8152cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "STAGE_LOOP-1:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 8140cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "STAGE_LOOP-1:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 8140cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "STAGE_LOOP-1:COMP_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8140cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MUX1HOT "COMP_LOOP:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8139cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.49145 at time 8139cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 8138cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.49145 at time 8137cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#4" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 8137cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "STAGE_LOOP-5:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 8125cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "STAGE_LOOP-5:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 8125cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "STAGE_LOOP-5:COMP_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8125cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MUX1HOT "COMP_LOOP:mux1h#8" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#8.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8124cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#8.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.49145 at time 8124cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 8123cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.49145 at time 8122cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#3" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#4.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 8122cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "STAGE_LOOP-4:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#4.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 8110cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "STAGE_LOOP-4:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result#4.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 8110cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "STAGE_LOOP-4:COMP_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8110cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MUX1HOT "COMP_LOOP:mux1h#6" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#6.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8109cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#6.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.49145 at time 8109cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 8108cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.49145 at time 8107cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#2" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#3.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 8107cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "STAGE_LOOP-3:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#3.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 8095cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "STAGE_LOOP-3:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result#3.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 8095cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "STAGE_LOOP-3:COMP_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8095cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MUX1HOT "COMP_LOOP:mux1h#4" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#4.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8094cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#4.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.49145 at time 8094cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 8093cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.49145 at time 8092cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#1" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#2.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 8092cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "STAGE_LOOP-2:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr#2.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 8080cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "STAGE_LOOP-2:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result#2.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 8080cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "STAGE_LOOP-2:COMP_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8080cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MUX1HOT "COMP_LOOP:mux1h#2" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#2.lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 8079cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#2.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.49145 at time 8079cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 8153cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v18': elapsed time 1.91 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1705, Real ops = 440, Vars = 275 (SOL-21)
# Error: Design 'inPlaceNTT_DIT_precomp' could not schedule partition '/inPlaceNTT_DIT_precomp/core' - could not schedule even with unlimited resources
go assembly
directive set /inPlaceNTT_DIT_precomp/core/STAGE_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v19' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v19/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 3
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 3
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -PIPELINE_STALL_MODE bubble
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/PIPELINE_STALL_MODE bubble
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v19' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 5 not an exact divisor of 9, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 5 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' iterated at most 65 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v19': elapsed time 1.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 276, Real ops = 111, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v19' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v19': elapsed time 1.77 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 633, Real ops = 111, Vars = 88 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v19' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v19': elapsed time 0.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 633, Real ops = 111, Vars = 88 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v19' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '279' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v19': elapsed time 2.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1291, Real ops = 279, Vars = 192 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v19' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(56):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" ntt.cpp(56,4,19) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(53):   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" ntt.cpp(53,14,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(23):   REM "STAGE_LOOP-5:modulo:result:rem" ntt.cpp(23,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(55):   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" ntt.cpp(55,4,10) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,0,0): chained data dependency with delay of 2.49145 at time 803cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation MUX "modulo:mux#4" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.lpi#4.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):  ntt.cpp(24,55,1): chained data dependency at time 803cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    from operation ACCU "STAGE_LOOP-5:modulo:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(24):    with output variable "modulo:_qr.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):  ntt.cpp(23,23,1): chained data dependency at time 791cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    from operation REM "STAGE_LOOP-5:modulo:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(23):    with output variable "modulo:result.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,32,1): chained data dependency at time 791cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation ACCU "STAGE_LOOP-5:COMP_LOOP:acc#5" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 791cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MUX1HOT "COMP_LOOP:mux1h#8" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#8.lpi#4.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):  ntt.cpp(53,14,10): chained data dependency at time 790cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with output variable "tmp#8.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(53):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):  ntt.cpp(56,4,19): chained feedback data dependency with delay of 2.49145 at time 792cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(56):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):  ntt.cpp(55,4,10): chained data dependency at time 804cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(5,7,64,128,128,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with output variable "vec:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(55):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v19': elapsed time 1.50 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1291, Real ops = 279, Vars = 192 (SOL-21)
# Error: Design 'inPlaceNTT_DIT_precomp' could not schedule partition '/inPlaceNTT_DIT_precomp/core' - could not schedule even with unlimited resources
go assembly
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v20' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v20/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /inPlaceNTT_DIT_precomp/core/COMP_LOOP -UNROLL 4
# /inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL 4
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): N_UNROLL parameter 4 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 5 not an exact divisor of 9, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is being partially unrolled 5 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' iterated at most 17 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 33 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 65 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 4.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 872, Real ops = 321, Vars = 190 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIT_precomp/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Merged 1 of 2 branches of 'COMP_LOOP:switch#35' at $PROJECT_HOME/src/ntt.cpp(53) to 'COMP_LOOP:switch#73' at $PROJECT_HOME/src/ntt.cpp(56). (OPT-17)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 6.00 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1985, Real ops = 321, Vars = 222 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 0.31 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1985, Real ops = 321, Vars = 222 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# Design 'inPlaceNTT_DIT_precomp' contains '878' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 8.67 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 3959, Real ops = 878, Vars = 530 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:COMP_LOOP' (138 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:COMP_LOOP' (145 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:COMP_LOOP' (145 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:COMP_LOOP' (145 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:COMP_LOOP' (145 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-5:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 106172 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 106168, Area (Datapath, Register, Total) = 54307.70, 0.00, 54307.70 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 132664, Area (Datapath, Register, Total) = 39861.46, 0.00, 39861.46 (CRAAS-12)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 24.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP': Latency = 132664, Area (Datapath, Register, Total) = 39861.46, 0.00, 39861.46 (CRAAS-18)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 48.76 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP': Latency = 132664, Area (Datapath, Register, Total) = 39861.46, 0.00, 39861.46 (CRAAS-18)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 49.01 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 3959, Real ops = 878, Vars = 530 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 24.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 54.02 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 84.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 91.31 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 59150, Real ops = 603, Vars = 845 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP-1:tmp:acc.cse#1.sva' for variables 'COMP_LOOP-1:tmp:acc.cse#1.sva, COMP_LOOP-1:tmp:acc.cse#2.sva, STAGE_LOOP:i(3:0)#3.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#10.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#10.sva, COMP_LOOP:acc#10.cse(10:1)#11.sva, COMP_LOOP:acc#10.cse(10:1)#12.sva, COMP_LOOP:acc#10.cse(10:1)#13.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#14.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#14.sva, COMP_LOOP:acc#10.cse(10:1)#15.sva, COMP_LOOP:acc#10.cse(10:1)#16.sva, COMP_LOOP:acc#10.cse(10:1)#17.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#18.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#18.sva, COMP_LOOP:acc#10.cse(10:1)#19.sva, COMP_LOOP:acc#10.cse(10:1)#4.sva, COMP_LOOP:acc#10.cse(10:1)#5.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#6.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#6.sva, COMP_LOOP:acc#10.cse(10:1)#7.sva, COMP_LOOP:acc#10.cse(10:1)#8.sva, COMP_LOOP:acc#10.cse(10:1)#9.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#10.sva' for variables 'COMP_LOOP:acc#1.cse#10.sva, COMP_LOOP:acc#1.cse#11.sva, COMP_LOOP:acc#1.cse#4.sva, COMP_LOOP:acc#1.cse#5.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#6.sva' for variables 'COMP_LOOP:acc#1.cse#6.sva, COMP_LOOP:acc#1.cse#7.sva, COMP_LOOP:acc#1.cse#8.sva, COMP_LOOP:acc#1.cse#9.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j#1.sva(9:0)' for variables 'VEC_LOOP:j#1.sva(9:0), VEC_LOOP:j#2.sva(9:0), VEC_LOOP:j#3.sva(9:0), VEC_LOOP:j#4.sva(9:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:tmp:lshift.ncse#1.sva' for variables 'COMP_LOOP-2:tmp:lshift.ncse#1.sva, STAGE_LOOP-3:COMP_LOOP-2:tmp:mul.itm, STAGE_LOOP-4:COMP_LOOP-2:tmp:mul.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#123.itm, COMP_LOOP:COMP_LOOP:and#151.itm, COMP_LOOP:COMP_LOOP:and#235.itm, COMP_LOOP:COMP_LOOP:and#263.itm, COMP_LOOP:COMP_LOOP:and#347.itm, COMP_LOOP:COMP_LOOP:and#375.itm, COMP_LOOP:COMP_LOOP:and#39.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#124.itm, COMP_LOOP:COMP_LOOP:and#180.itm, COMP_LOOP:COMP_LOOP:and#236.itm, COMP_LOOP:COMP_LOOP:and#292.itm, COMP_LOOP:COMP_LOOP:and#348.itm, COMP_LOOP:COMP_LOOP:and#404.itm, COMP_LOOP:COMP_LOOP:and#68.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#121.itm' for variables 'COMP_LOOP:COMP_LOOP:and#121.itm, COMP_LOOP:COMP_LOOP:and#149.itm, COMP_LOOP:COMP_LOOP:and#233.itm, COMP_LOOP:COMP_LOOP:and#261.itm, COMP_LOOP:COMP_LOOP:and#345.itm, COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#373.itm, COMP_LOOP:COMP_LOOP:and#9.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#125.itm' for variables 'COMP_LOOP:COMP_LOOP:and#125.itm, COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#237.itm, COMP_LOOP:COMP_LOOP:and#349.itm, COMP_LOOP:COMP_LOOP:and#177.itm, COMP_LOOP:COMP_LOOP:and#289.itm, COMP_LOOP:COMP_LOOP:and#401.itm, COMP_LOOP:COMP_LOOP:and#65.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#152.itm' for variables 'COMP_LOOP:COMP_LOOP:and#152.itm, COMP_LOOP:COMP_LOOP:and#264.itm, COMP_LOOP:COMP_LOOP:and#376.itm, COMP_LOOP:COMP_LOOP:and#40.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#153.itm' for variables 'COMP_LOOP:COMP_LOOP:and#153.itm, COMP_LOOP:COMP_LOOP:and#265.itm, COMP_LOOP:COMP_LOOP:and#377.itm, COMP_LOOP:COMP_LOOP:and#41.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#179.itm' for variables 'COMP_LOOP:COMP_LOOP:and#179.itm, COMP_LOOP:COMP_LOOP:and#291.itm, COMP_LOOP:COMP_LOOP:and#403.itm, COMP_LOOP:COMP_LOOP:and#67.itm, COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#17.itm, COMP_LOOP:COMP_LOOP:nor#33.itm, COMP_LOOP:COMP_LOOP:nor#49.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#181.itm' for variables 'COMP_LOOP:COMP_LOOP:and#181.itm, COMP_LOOP:COMP_LOOP:and#293.itm, COMP_LOOP:COMP_LOOP:and#405.itm, COMP_LOOP:COMP_LOOP:and#69.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#205.itm' for variables 'COMP_LOOP:COMP_LOOP:and#205.itm, COMP_LOOP:COMP_LOOP:and#317.itm, COMP_LOOP:COMP_LOOP:and#429.itm, COMP_LOOP:COMP_LOOP:and#93.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#207.itm' for variables 'COMP_LOOP:COMP_LOOP:and#207.itm, COMP_LOOP:COMP_LOOP:and#319.itm, COMP_LOOP:COMP_LOOP:and#431.itm, COMP_LOOP:COMP_LOOP:and#95.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#208.itm' for variables 'COMP_LOOP:COMP_LOOP:and#208.itm, COMP_LOOP:COMP_LOOP:and#320.itm, COMP_LOOP:COMP_LOOP:and#432.itm, COMP_LOOP:COMP_LOOP:and#96.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#209.itm' for variables 'COMP_LOOP:COMP_LOOP:and#209.itm, COMP_LOOP:COMP_LOOP:and#321.itm, COMP_LOOP:COMP_LOOP:and#433.itm, COMP_LOOP:COMP_LOOP:and#97.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#13.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#13.itm, COMP_LOOP:COMP_LOOP:nor#21.itm, COMP_LOOP:COMP_LOOP:nor#37.itm, COMP_LOOP:COMP_LOOP:nor#53.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#25.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#25.itm, COMP_LOOP:COMP_LOOP:nor#41.itm, COMP_LOOP:COMP_LOOP:nor#5.itm, COMP_LOOP:COMP_LOOP:nor#57.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#29.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#29.itm, COMP_LOOP:COMP_LOOP:nor#45.itm, COMP_LOOP:COMP_LOOP:nor#61.itm, COMP_LOOP:COMP_LOOP:nor#9.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#142.itm' for variables 'COMP_LOOP:COMP_LOOP:and#142.itm, COMP_LOOP:COMP_LOOP:and#254.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#366.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#144.itm' for variables 'COMP_LOOP:COMP_LOOP:and#144.itm, COMP_LOOP:COMP_LOOP:and#256.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#368.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#145.itm' for variables 'COMP_LOOP:COMP_LOOP:and#145.itm, COMP_LOOP:COMP_LOOP:and#257.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#369.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#146.itm' for variables 'COMP_LOOP:COMP_LOOP:and#146.itm, COMP_LOOP:COMP_LOOP:and#258.itm, COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#370.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#170.itm' for variables 'COMP_LOOP:COMP_LOOP:and#170.itm, COMP_LOOP:COMP_LOOP:and#282.itm, COMP_LOOP:COMP_LOOP:and#394.itm, COMP_LOOP:COMP_LOOP:and#58.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#172.itm' for variables 'COMP_LOOP:COMP_LOOP:and#172.itm, COMP_LOOP:COMP_LOOP:and#284.itm, COMP_LOOP:COMP_LOOP:and#396.itm, COMP_LOOP:COMP_LOOP:and#60.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#198.itm' for variables 'COMP_LOOP:COMP_LOOP:and#198.itm, COMP_LOOP:COMP_LOOP:and#310.itm, COMP_LOOP:COMP_LOOP:and#422.itm, COMP_LOOP:COMP_LOOP:and#86.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#20.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#20.itm, COMP_LOOP:COMP_LOOP:nor#36.itm, COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#52.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#11.psp#1.sva' for variables 'COMP_LOOP:acc#11.psp#1.sva, COMP_LOOP:acc#11.psp#2.sva, COMP_LOOP:acc#11.psp#3.sva, COMP_LOOP:acc#11.psp#4.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-3:tmp:lshift.itm' for variables 'STAGE_LOOP-1:COMP_LOOP-3:tmp:lshift.itm, STAGE_LOOP-2:COMP_LOOP-2:tmp:lshift.psp.sva, STAGE_LOOP-3:lshift.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(7:2).sva#1' for variables 'COMP_LOOP:k(7:2).sva#1, COMP_LOOP:k(8:2).sva(5:0), COMP_LOOP:acc.cse.sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 24.72 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Creating shared register 'COMP_LOOP:acc.psp#1.sva' for variables 'COMP_LOOP:acc.psp#1.sva, COMP_LOOP:acc.psp#2.sva, COMP_LOOP:acc.psp#3.sva, COMP_LOOP:acc.psp#4.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(9:2).sva#1' for variables 'COMP_LOOP:k(9:2).sva#1, STAGE_LOOP-2:lshift.psp.sva, STAGE_LOOP-3:COMP_LOOP-1:tmp:lshift.cse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:acc#1.psp.sva' for variables 'STAGE_LOOP-1:acc#1.psp.sva, STAGE_LOOP:acc.psp.sva, COMP_LOOP:k(4:2).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(6:2).sva#1' for variables 'COMP_LOOP:k(6:2).sva#1, COMP_LOOP:k(7:2).sva(4:0), VEC_LOOP:j(10:5).sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(8:2).sva#1' for variables 'COMP_LOOP:k(8:2).sva#1, COMP_LOOP:k(9:2).sva(6:0), STAGE_LOOP-1:lshift.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k:slc(COMP_LOOP:k(4:2))(1-0)#11.itm' for variables 'COMP_LOOP:k:slc(COMP_LOOP:k(4:2))(1-0)#11.itm, COMP_LOOP:k:slc(COMP_LOOP:k(4:2))(1-0)#150.itm, STAGE_LOOP-4:COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP-1:acc)(6).itm' for variables 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP-1:acc)(6).itm, COMP_LOOP:slc(STAGE_LOOP-2:COMP_LOOP-1:acc)(7).itm, COMP_LOOP:slc(STAGE_LOOP-3:COMP_LOOP-1:acc)(8).itm, STAGE_LOOP-4:COMP_LOOP-1:slc(COMP_LOOP:acc)(9).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP-2:acc)(6).itm' for variables 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP-2:acc)(6).itm, COMP_LOOP:slc(STAGE_LOOP-2:COMP_LOOP-2:acc)(7).itm, COMP_LOOP:slc(STAGE_LOOP-3:COMP_LOOP-2:acc)(8).itm, STAGE_LOOP-4:COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP-3:acc)(6).itm' for variables 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP-3:acc)(6).itm, COMP_LOOP:slc(STAGE_LOOP-2:COMP_LOOP-3:acc)(7).itm, COMP_LOOP:slc(STAGE_LOOP-3:COMP_LOOP-3:acc)(8).itm, STAGE_LOOP-4:COMP_LOOP-3:slc(COMP_LOOP:acc)(9).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP:acc#12)(4).itm' for variables 'COMP_LOOP:slc(STAGE_LOOP-1:COMP_LOOP:acc#12)(4).itm, COMP_LOOP:slc(STAGE_LOOP-2:COMP_LOOP:acc#12)(5).itm, COMP_LOOP:slc(STAGE_LOOP-3:COMP_LOOP:acc#12)(6).itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:asn#10.itm' for variables 'COMP_LOOP:tmp:asn#10.itm, COMP_LOOP:tmp:asn#14.itm, COMP_LOOP:tmp:asn#18.itm, COMP_LOOP:tmp:asn#6.itm, COMP_LOOP:tmp:asn#20.itm, factor2#3.sva, factor2#4.sva, factor2#5.sva, factor2#6.sva, factor2#7.sva, factor2.sva' (10 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:asn#12.itm' for variables 'COMP_LOOP:tmp:asn#12.itm, COMP_LOOP:tmp:asn#16.itm, COMP_LOOP:tmp:asn#8.itm, COMP_LOOP:tmp:asn#4.itm, COMP_LOOP:tmp:asn#21.itm, factor2#12.sva, factor2#13.sva, factor2#14.sva, factor2#15.sva, factor2#16.sva, factor2#17.sva, factor2#18.sva, factor2#19.sva' (12 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:asn#13.itm' for variables 'COMP_LOOP:tmp:asn#13.itm, COMP_LOOP:tmp:asn#17.itm, COMP_LOOP:tmp:asn#9.itm, COMP_LOOP:tmp:asn#5.itm, COMP_LOOP:tmp:asn.itm, factor2#2.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-1:acc#5.itm' for variables 'STAGE_LOOP-1:COMP_LOOP-1:acc#5.itm, STAGE_LOOP-1:COMP_LOOP-2:acc#5.psp, STAGE_LOOP-1:COMP_LOOP-3:acc#5.psp, STAGE_LOOP-1:COMP_LOOP-4:acc#5.psp, STAGE_LOOP-2:COMP_LOOP-1:acc#5.itm, STAGE_LOOP-2:COMP_LOOP-2:acc#5.psp, STAGE_LOOP-2:COMP_LOOP-3:acc#5.psp, STAGE_LOOP-2:COMP_LOOP-4:acc#5.psp, STAGE_LOOP-3:COMP_LOOP-1:acc#5.itm, STAGE_LOOP-3:COMP_LOOP-2:acc#5.psp, STAGE_LOOP-3:COMP_LOOP-3:acc#5.psp, STAGE_LOOP-3:COMP_LOOP-4:acc#5.psp, STAGE_LOOP-4:COMP_LOOP-1:acc#5.itm, STAGE_LOOP-4:COMP_LOOP-2:acc#5.psp, STAGE_LOOP-4:COMP_LOOP-3:acc#5.psp, STAGE_LOOP-4:COMP_LOOP-4:acc#5.psp, STAGE_LOOP-5:COMP_LOOP-1:acc#5.itm, STAGE_LOOP-5:COMP_LOOP-2:acc#5.psp, STAGE_LOOP-5:COMP_LOOP-3:acc#5.itm, STAGE_LOOP-5:COMP_LOOP-4:acc#5.itm, factor2#1.sva, factor2#10.sva, factor2#11.sva, factor2#8.sva, factor2#9.sva' (24 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-1:acc#8.psp' for variables 'STAGE_LOOP-1:COMP_LOOP-1:acc#8.psp, STAGE_LOOP-1:COMP_LOOP-2:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-3:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-4:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-1:acc#8.psp, STAGE_LOOP-2:COMP_LOOP-2:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-3:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-4:acc#8.itm, STAGE_LOOP-3:COMP_LOOP-1:acc#8.psp, STAGE_LOOP-3:COMP_LOOP-2:acc#8.itm, STAGE_LOOP-3:COMP_LOOP-3:acc#8.itm, STAGE_LOOP-3:COMP_LOOP-4:acc#8.itm, STAGE_LOOP-4:COMP_LOOP-1:acc#8.psp, STAGE_LOOP-4:COMP_LOOP-2:acc#8.itm, STAGE_LOOP-4:COMP_LOOP-3:acc#8.itm, STAGE_LOOP-4:COMP_LOOP-4:acc#8.itm, STAGE_LOOP-5:COMP_LOOP-1:acc#8.psp, STAGE_LOOP-5:COMP_LOOP-2:acc#8.itm, STAGE_LOOP-5:COMP_LOOP-3:acc#8.psp, STAGE_LOOP-5:COMP_LOOP-4:acc#8.psp, tmp#10.lpi#4.dfm, tmp#12.lpi#4.dfm, tmp#14.lpi#4.dfm, tmp#16.lpi#4.dfm, tmp#18.lpi#4.dfm, tmp#2.lpi#4.dfm, tmp#20.lpi#4.dfm, tmp#22.lpi#4.dfm, tmp#24.lpi#4.dfm, tmp#26.lpi#4.dfm, tmp#28.lpi#4.dfm, tmp#30.lpi#4.dfm, tmp#32.lpi#4.dfm, tmp#35.lpi#4.dfm#1, tmp#37.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp#6.lpi#4.dfm, tmp#8.lpi#4.dfm, tmp.lpi#4.dfm' (38 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-1:mul.mut' for variables 'STAGE_LOOP-1:COMP_LOOP-1:mul.mut, STAGE_LOOP-1:COMP_LOOP-2:mul.mut, STAGE_LOOP-1:COMP_LOOP-3:mul.mut, STAGE_LOOP-1:COMP_LOOP-4:mul.mut, STAGE_LOOP-2:COMP_LOOP-1:mul.mut, STAGE_LOOP-2:COMP_LOOP-2:mul.mut, STAGE_LOOP-2:COMP_LOOP-3:mul.mut, STAGE_LOOP-2:COMP_LOOP-4:mul.mut, STAGE_LOOP-3:COMP_LOOP-1:mul.mut, STAGE_LOOP-3:COMP_LOOP-2:mul.mut, STAGE_LOOP-3:COMP_LOOP-3:mul.mut, STAGE_LOOP-3:COMP_LOOP-4:mul.mut, STAGE_LOOP-4:COMP_LOOP-1:mul.mut, STAGE_LOOP-4:COMP_LOOP-2:mul.mut, STAGE_LOOP-4:COMP_LOOP-3:mul.mut, STAGE_LOOP-4:COMP_LOOP-4:mul.mut, STAGE_LOOP-5:COMP_LOOP-1:mul.mut, STAGE_LOOP-5:COMP_LOOP-2:mul.mut, STAGE_LOOP-5:COMP_LOOP-3:mul.mut, STAGE_LOOP-5:COMP_LOOP-4:mul.mut' (19 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 54.88 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 67.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 17441, Real ops = 7275, Vars = 1158 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# Info: Running transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 24.21 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 32.41 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 15364, Real ops = 6102, Vars = 14198 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v20' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v20/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v20/concat_sim_rtl.vhdl
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 20.62 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v20/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation/inPlaceNTT_DIT_precomp.v20/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 47.60 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v20': elapsed time 63.57 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 15053, Real ops = 6042, Vars = 994 (SOL-21)
project save
# Saving project file '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_simulation.ccs'. (PRJ-5)
project new -name Catapult_DIF_precomp
solution file add ./src/ntt_tb.cpp -exclude true
# /INPUTFILES/1
solution file add ./src/ntt.cpp
# /INPUTFILES/2
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
# File '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(55): too few arguments in function call (CRD-165)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.74 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/include/ntt.h' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(55): too few arguments in function call (CRD-165)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.89 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.89 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 2.46 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 27, Vars = 23 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1926-2
solution library add Xilinx_RAMS
solution library add amba
directive set DSP_EXTRACTION yes
directive set -CLOCKS {clk {-CLOCK_PERIOD 15}}
# /CLOCKS {clk {-CLOCK_PERIOD 15}}
go libraries
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.36 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 27, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 27, Vars = 23 (SOL-21)
go memories
directive set SCHED_USE_MULTICYCLE true
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 65, Real ops = 27, Vars = 27 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 65, Real ops = 27, Vars = 27 (SOL-21)
# /SCHED_USE_MULTICYCLE true
go extract
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 65, Real ops = 27, Vars = 27 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '31' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 88, Real ops = 31, Vars = 31 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 399772 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 410018, Area (Datapath, Register, Total) = 29761.83, 0.00, 29761.83 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 574018, Area (Datapath, Register, Total) = 20794.58, 0.00, 20794.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.36 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 88, Real ops = 31, Vars = 31 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(52): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 7.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2347, Real ops = 82, Vars = 522 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#5.psp' for variables 'VEC_LOOP:acc#5.psp, factor2.sva, modulo#1:mux.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.18 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 778, Real ops = 151, Vars = 478 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 2.01 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 774, Real ops = 137, Vars = 683 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 8.68 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 769, Real ops = 141, Vars = 478 (SOL-21)
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.95 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 2.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 27, Vars = 23 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.37 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 27, Vars = 23 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 27, Vars = 23 (SOL-21)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 65, Real ops = 27, Vars = 27 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 1.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 65, Real ops = 27, Vars = 27 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 65, Real ops = 27, Vars = 27 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '31' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.30 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 88, Real ops = 31, Vars = 31 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 399772 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 410018, Area (Datapath, Register, Total) = 29761.83, 0.00, 29761.83 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 574018, Area (Datapath, Register, Total) = 20794.58, 0.00, 20794.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.34 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 88, Real ops = 31, Vars = 31 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(52): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 7.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2347, Real ops = 82, Vars = 522 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#5.psp' for variables 'VEC_LOOP:acc#5.psp, factor2.sva, modulo#1:mux.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 1.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 778, Real ops = 151, Vars = 478 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 2.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 774, Real ops = 137, Vars = 683 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 8.60 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 769, Real ops = 141, Vars = 478 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.00 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v3/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 2.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 67, Real ops = 30, Vars = 22 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.41 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 67, Real ops = 30, Vars = 22 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 67, Real ops = 30, Vars = 22 (SOL-21)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 75, Real ops = 30, Vars = 26 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 1.02 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 75, Real ops = 30, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 75, Real ops = 30, Vars = 26 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '37' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.64 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 114, Real ops = 37, Vars = 30 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 3532 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 3618, Area (Datapath, Register, Total) = 29791.24, 0.00, 29791.24 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 5058, Area (Datapath, Register, Total) = 20823.99, 0.00, 20823.99 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 114, Real ops = 37, Vars = 30 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(52): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 7.66 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2371, Real ops = 88, Vars = 523 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#5.psp' for variables 'VEC_LOOP:acc#5.psp, factor2.sva, modulo#1:mux.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 1.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 796, Real ops = 160, Vars = 484 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 2.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 787, Real ops = 138, Vars = 699 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 9.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 782, Real ops = 141, Vars = 482 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v4/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 2.21 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 44, Real ops = 20, Vars = 18 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 0.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 44, Real ops = 20, Vars = 18 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 0.10 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 44, Real ops = 20, Vars = 18 (SOL-21)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 0.05 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 52, Real ops = 20, Vars = 22 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 1.08 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 54, Real ops = 20, Vars = 22 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 0.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 54, Real ops = 20, Vars = 22 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '23' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 0.48 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 70, Real ops = 23, Vars = 24 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 184332 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 189449, Area (Datapath, Register, Total) = 29709.24, 0.00, 29709.24 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 271369, Area (Datapath, Register, Total) = 20741.99, 0.00, 20741.99 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 0.30 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 70, Real ops = 23, Vars = 24 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(52): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(48): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 7.44 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2347, Real ops = 74, Vars = 519 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#5.psp' for variables 'VEC_LOOP:acc#5.psp, factor2.sva, modulo#1:mux.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 1.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 714, Real ops = 126, Vars = 474 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 1.90 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 726, Real ops = 118, Vars = 642 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v4/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v4/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v4/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v4/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 8.51 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 721, Real ops = 121, Vars = 475 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.30 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v5/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 2.12 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.08 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 65, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.97 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 65, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 65, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '31' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.30 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 88, Real ops = 31, Vars = 30 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 369032 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 379278, Area (Datapath, Register, Total) = 29761.83, 0.00, 29761.83 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 543278, Area (Datapath, Register, Total) = 20794.58, 0.00, 20794.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 88, Real ops = 31, Vars = 30 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(53): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 7.37 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2293, Real ops = 82, Vars = 523 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#5.psp' for variables 'COMP_LOOP:acc#5.psp, factor2.sva, modulo#1:mux.itm' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 1.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 746, Real ops = 146, Vars = 482 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 2.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 756, Real ops = 130, Vars = 667 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v5/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v5/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v5/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v5/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 8.96 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 748, Real ops = 134, Vars = 479 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.60 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v6/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 2.33 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.43 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 65, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.98 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 65, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 65, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '31' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.32 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 88, Real ops = 31, Vars = 30 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 379282 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 389528, Area (Datapath, Register, Total) = 29761.83, 0.00, 29761.83 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 543278, Area (Datapath, Register, Total) = 20794.58, 0.00, 20794.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.35 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 88, Real ops = 31, Vars = 30 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(51): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 7.34 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2292, Real ops = 81, Vars = 523 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#6.psp' for variables 'COMP_LOOP:acc#6.psp, COMP_LOOP:mul.itm, factor2.sva, modulo:mux.itm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 1.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 758, Real ops = 153, Vars = 483 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 2.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 766, Real ops = 133, Vars = 677 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v6/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v6/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v6/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v6/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 8.76 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 755, Real ops = 137, Vars = 480 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.69 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v7/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 2.20 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 51, Real ops = 25, Vars = 18 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 0.39 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 51, Real ops = 25, Vars = 18 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 0.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 51, Real ops = 25, Vars = 18 (SOL-21)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 59, Real ops = 25, Vars = 22 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 0.96 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 59, Real ops = 25, Vars = 22 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 0.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 59, Real ops = 25, Vars = 22 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '27' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 0.59 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 78, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (47 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 481782 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 492028, Area (Datapath, Register, Total) = 47829.28, 0.00, 47829.28 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 574028, Area (Datapath, Register, Total) = 39597.85, 0.00, 39597.85 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 0.34 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 78, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(51): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.AWID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 7.44 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2536, Real ops = 79, Vars = 531 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#6.psp' for variables 'COMP_LOOP:acc#6.psp, COMP_LOOP:asn.itm#1, factor2.sva, modulo:mux.itm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 1.23 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 791, Real ops = 156, Vars = 499 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 2.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 795, Real ops = 141, Vars = 704 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v7/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v7/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v7/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v7/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 8.86 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 790, Real ops = 144, Vars = 497 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(18): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(40): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.91 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(41): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(41): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(41): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(19): Inlining routine 'modulo' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(41): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(41): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v8/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 2.21 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 0.40 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 0.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 27, Vars = 22 (SOL-21)
directive set /inPlaceNTT_DIF_precomp/vec:rsc -BLOCK_SIZE 128
# /inPlaceNTT_DIF_precomp/vec:rsc/BLOCK_SIZE 128
directive set /inPlaceNTT_DIF_precomp/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
# /inPlaceNTT_DIF_precomp/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
directive set /inPlaceNTT_DIF_precomp/twiddle:rsc -BLOCK_SIZE 128
# /inPlaceNTT_DIF_precomp/twiddle:rsc/BLOCK_SIZE 128
directive set /inPlaceNTT_DIF_precomp/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# /inPlaceNTT_DIF_precomp/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 0.08 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 65, Real ops = 27, Vars = 26 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 1.27 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 173, Real ops = 27, Vars = 56 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 0.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 173, Real ops = 27, Vars = 56 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '76' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 0.53 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 337, Real ops = 76, Vars = 85 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 379282 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 389527, Area (Datapath, Register, Total) = 24648.19, 0.00, 24648.19 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 543277, Area (Datapath, Register, Total) = 15680.94, 0.00, 15680.94 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 0.75 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 337, Real ops = 76, Vars = 85 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 9.59 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 5323, Real ops = 86, Vars = 320 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#6.psp' for variables 'COMP_LOOP:acc#6.psp, COMP_LOOP:mul.itm, modulo:mux.itm, tmp#1.lpi#4.dfm' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 1.90 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 981, Real ops = 270, Vars = 257 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 1.54 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 989, Real ops = 250, Vars = 705 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v8/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v8/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v8/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v8/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 10.85 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 975, Real ops = 255, Vars = 254 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -UNROLL 2
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v9' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v9/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/UNROLL 2
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 513 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 0.83 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 119, Real ops = 50, Vars = 40 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 1.25 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 307, Real ops = 50, Vars = 72 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 0.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 307, Real ops = 50, Vars = 72 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '148' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 0.81 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 631, Real ops = 148, Vars = 128 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 284557 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 292242, Area (Datapath, Register, Total) = 24683.06, 0.00, 24683.06 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 407592, Area (Datapath, Register, Total) = 15715.81, 0.00, 15715.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 1.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 631, Real ops = 148, Vars = 128 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 13.74 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 9928, Real ops = 152, Vars = 380 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp, STAGE_LOOP-1:COMP_LOOP:mul.itm, STAGE_LOOP-2:COMP_LOOP:acc#6.psp, STAGE_LOOP-2:COMP_LOOP:mul.itm, modulo:mux#1.itm, modulo:mux.itm, tmp#1.lpi#4.dfm, tmp#3.lpi#4.dfm' (7 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 4.56 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2018, Real ops = 754, Vars = 315 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 2.92 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 2065, Real ops = 743, Vars = 1720 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v9/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v9/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v9/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v9/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 13.56 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 2033, Real ops = 745, Vars = 320 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -UNROLL 3
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v10' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v10/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/UNROLL 3
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 3 not an exact divisor of 10, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is being partially unrolled 3 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 513 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 1.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 169, Real ops = 74, Vars = 55 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 1.50 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 429, Real ops = 74, Vars = 89 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 0.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 429, Real ops = 74, Vars = 89 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '222' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 1.42 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 928, Real ops = 222, Vars = 175 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 265690 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 272865, Area (Datapath, Register, Total) = 25525.17, 0.00, 25525.17 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 380565, Area (Datapath, Register, Total) = 15949.92, 0.00, 15949.92 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 1.63 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 928, Real ops = 222, Vars = 175 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 20.51 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 14522, Real ops = 220, Vars = 442 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#65.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#67.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:nor#9.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#2.itm' for variables 'COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#58.itm, COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#5.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#32.itm' for variables 'COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#60.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#33.itm' for variables 'COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#61.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#34.itm' for variables 'COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#62.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#41.itm' for variables 'COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#9.itm, COMP_LOOP:or.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#4.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#8.itm, COMP_LOOP:COMP_LOOP:nor.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#16.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#2.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#18.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#4.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#19.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#5.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#6.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#9.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'exit:STAGE_LOOP-1:COMP_LOOP.sva' for variables 'exit:STAGE_LOOP-1:COMP_LOOP.sva, exit:STAGE_LOOP-2:COMP_LOOP.sva, exit:STAGE_LOOP-3:COMP_LOOP.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#1.sva' for variables 'COMP_LOOP:acc#1.cse#1.sva, COMP_LOOP:acc#1.cse#2.sva, COMP_LOOP:acc#1.cse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(10:0)#1.sva(9:0)' for variables 'VEC_LOOP:j(10:0)#1.sva(9:0), VEC_LOOP:j(10:0)#2.sva(9:0), VEC_LOOP:j(10:0).sva(9:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva' for variables 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-3:COMP_LOOP:tmp:mul.idiv.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:mux1h#1.itm' for variables 'COMP_LOOP:tmp:mux1h#1.itm, COMP_LOOP:tmp:mux1h#2.itm, COMP_LOOP:tmp:mux1h.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'tmp#1.lpi#4.dfm' for variables 'tmp#1.lpi#4.dfm, tmp#3.lpi#4.dfm, tmp#5.lpi#4.dfm, tmp#5.lpi#4' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp, STAGE_LOOP-1:COMP_LOOP:mul.itm, STAGE_LOOP-2:COMP_LOOP:acc#6.psp, STAGE_LOOP-2:COMP_LOOP:mul.itm, STAGE_LOOP-3:COMP_LOOP:acc#6.psp, STAGE_LOOP-3:COMP_LOOP:mul.itm, modulo:mux#1.itm, modulo:mux#2.itm, modulo:mux.itm, tmp#4.sva#6' (9 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, tmp#4.sva#7' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 8.49 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3165, Real ops = 1194, Vars = 376 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 4.85 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3230, Real ops = 1180, Vars = 2825 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v10' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v10/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v10/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v10/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v10/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v10': elapsed time 16.29 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3198, Real ops = 1187, Vars = 376 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -UNROLL 4
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v11' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v11/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/UNROLL 4
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 4 not an exact divisor of 10, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 513 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 1.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 214, Real ops = 88, Vars = 65 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 1.62 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 542, Real ops = 88, Vars = 101 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 0.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 542, Real ops = 88, Vars = 101 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '286' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 1.65 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1217, Real ops = 286, Vars = 216 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 213587 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 219355, Area (Datapath, Register, Total) = 25698.09, 0.00, 25698.09 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 305935, Area (Datapath, Register, Total) = 16122.85, 0.00, 16122.85 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 1.98 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1217, Real ops = 286, Vars = 216 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 23.65 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 18951, Real ops = 278, Vars = 497 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#65.itm, COMP_LOOP:COMP_LOOP:and#93.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#67.itm, COMP_LOOP:COMP_LOOP:nor#13.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:nor#9.itm, COMP_LOOP:or#2.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#2.itm' for variables 'COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#58.itm, COMP_LOOP:COMP_LOOP:and#86.itm, COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#5.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#32.itm' for variables 'COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#60.itm, COMP_LOOP:COMP_LOOP:and#88.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#33.itm' for variables 'COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#61.itm, COMP_LOOP:COMP_LOOP:and#89.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#34.itm' for variables 'COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#62.itm, COMP_LOOP:COMP_LOOP:and#90.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#41.itm' for variables 'COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#9.itm, COMP_LOOP:or.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#12.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#12.itm, COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#8.itm, COMP_LOOP:COMP_LOOP:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#16.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#23.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#18.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#25.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#4.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#19.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#26.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#5.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#27.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#6.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#9.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#3.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'exit:STAGE_LOOP-1:COMP_LOOP.sva' for variables 'exit:STAGE_LOOP-1:COMP_LOOP.sva, exit:STAGE_LOOP-2:COMP_LOOP.sva, exit:STAGE_LOOP-3:COMP_LOOP.sva, exit:STAGE_LOOP-4:COMP_LOOP.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1)#3.sva, COMP_LOOP:acc#10.cse(10:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#1.sva' for variables 'COMP_LOOP:acc#1.cse#1.sva, COMP_LOOP:acc#1.cse#2.sva, COMP_LOOP:acc#1.cse#3.sva, COMP_LOOP:acc#1.cse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(10:0)#1.sva(9:0)' for variables 'VEC_LOOP:j(10:0)#1.sva(9:0), VEC_LOOP:j(10:0)#2.sva(9:0), VEC_LOOP:j(10:0)#3.sva(9:0), VEC_LOOP:j(10:0).sva(9:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva' for variables 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-3:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-4:COMP_LOOP:tmp:mul.idiv.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:mux1h#1.itm' for variables 'COMP_LOOP:tmp:mux1h#1.itm, COMP_LOOP:tmp:mux1h#2.itm, COMP_LOOP:tmp:mux1h#3.itm, COMP_LOOP:tmp:mux1h.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'tmp#1.lpi#4.dfm' for variables 'tmp#1.lpi#4.dfm, tmp#3.lpi#4.dfm, tmp#5.lpi#4.dfm, tmp#5.lpi#4' (3 registers deleted). (FSM-3)
# Creating shared register 'tmp#7.lpi#4' for variables 'tmp#7.lpi#4, tmp#7.lpi#4.dfm, tmp#7.lpi#2' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp, STAGE_LOOP-1:COMP_LOOP:mul.itm, STAGE_LOOP-2:COMP_LOOP:acc#6.psp, STAGE_LOOP-2:COMP_LOOP:mul.itm, STAGE_LOOP-3:COMP_LOOP:acc#6.psp, STAGE_LOOP-3:COMP_LOOP:mul.itm, STAGE_LOOP-4:COMP_LOOP:acc#6.psp, STAGE_LOOP-4:COMP_LOOP:mul.itm, modulo:mux#1.itm, modulo:mux#2.itm, modulo:mux#3.itm, modulo:mux.itm, tmp#4.sva#6, tmp#6.sva#6' (13 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, tmp#4.sva#7, tmp#6.sva#7' (5 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 13.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4162, Real ops = 1598, Vars = 422 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 6.56 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 4266, Real ops = 1596, Vars = 3803 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v11' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v11/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v11/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v11/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v11/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v11': elapsed time 19.50 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 4236, Real ops = 1609, Vars = 433 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -UNROLL 5
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v12' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v12/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/UNROLL 5
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is being partially unrolled 5 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 513 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 65 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 1.54 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 304, Real ops = 124, Vars = 85 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 1.82 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 700, Real ops = 124, Vars = 123 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 0.14 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 700, Real ops = 124, Vars = 123 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '372' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 2.57 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1545, Real ops = 372, Vars = 267 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 147210 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 151183, Area (Datapath, Register, Total) = 26353.10, 0.00, 26353.10 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 210853, Area (Datapath, Register, Total) = 16169.85, 0.00, 16169.85 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 2.60 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1545, Real ops = 372, Vars = 267 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 23.59 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 30.70 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 23733, Real ops = 358, Vars = 562 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#121.itm, COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#65.itm, COMP_LOOP:COMP_LOOP:and#93.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#114.itm' for variables 'COMP_LOOP:COMP_LOOP:and#114.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#58.itm, COMP_LOOP:COMP_LOOP:and#86.itm, COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#5.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#116.itm' for variables 'COMP_LOOP:COMP_LOOP:and#116.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#60.itm, COMP_LOOP:COMP_LOOP:and#88.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#117.itm' for variables 'COMP_LOOP:COMP_LOOP:and#117.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#61.itm, COMP_LOOP:COMP_LOOP:and#89.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#118.itm' for variables 'COMP_LOOP:COMP_LOOP:and#118.itm, COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#62.itm, COMP_LOOP:COMP_LOOP:and#90.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#67.itm, COMP_LOOP:COMP_LOOP:nor#13.itm, COMP_LOOP:COMP_LOOP:nor#17.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:nor#9.itm, COMP_LOOP:or#2.itm, COMP_LOOP:or#4.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#41.itm' for variables 'COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#9.itm, COMP_LOOP:or.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#12.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#12.itm, COMP_LOOP:COMP_LOOP:nor#16.itm, COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#8.itm, COMP_LOOP:COMP_LOOP:nor.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#16.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#23.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#30.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#18.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#25.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#32.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#4.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#19.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#26.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#33.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#5.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#27.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#34.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#6.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#9.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#3.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#4.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'exit:STAGE_LOOP-1:COMP_LOOP.sva' for variables 'exit:STAGE_LOOP-1:COMP_LOOP.sva, exit:STAGE_LOOP-2:COMP_LOOP.sva, exit:STAGE_LOOP-3:COMP_LOOP.sva, exit:STAGE_LOOP-4:COMP_LOOP.sva, exit:STAGE_LOOP-5:COMP_LOOP.sva' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1)#3.sva, COMP_LOOP:acc#10.cse(10:1)#4.sva, COMP_LOOP:acc#10.cse(10:1).sva' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#1.sva' for variables 'COMP_LOOP:acc#1.cse#1.sva, COMP_LOOP:acc#1.cse#2.sva, COMP_LOOP:acc#1.cse#3.sva, COMP_LOOP:acc#1.cse#4.sva, COMP_LOOP:acc#1.cse.sva' (4 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(10:0)#1.sva(9:0)' for variables 'VEC_LOOP:j(10:0)#1.sva(9:0), VEC_LOOP:j(10:0)#2.sva(9:0), VEC_LOOP:j(10:0)#3.sva(9:0), VEC_LOOP:j(10:0)#4.sva(9:0), VEC_LOOP:j(10:0).sva(9:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva' for variables 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-3:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-4:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-5:COMP_LOOP:tmp:mul.idiv.sva' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:mux1h#1.itm' for variables 'COMP_LOOP:tmp:mux1h#1.itm, COMP_LOOP:tmp:mux1h#2.itm, COMP_LOOP:tmp:mux1h#3.itm, COMP_LOOP:tmp:mux1h#4.itm, COMP_LOOP:tmp:mux1h.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'tmp#1.lpi#4.dfm' for variables 'tmp#1.lpi#4.dfm, tmp#3.lpi#4.dfm, tmp#5.lpi#4.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'tmp#5.lpi#2' for variables 'tmp#5.lpi#2, tmp#5.lpi#3, tmp#5.lpi#4' (2 registers deleted). (FSM-3)
# Creating shared register 'tmp#7.lpi#2' for variables 'tmp#7.lpi#2, tmp#7.lpi#3, tmp#7.lpi#4' (2 registers deleted). (FSM-3)
# Creating shared register 'tmp#9.lpi#2' for variables 'tmp#9.lpi#2, tmp#9.lpi#3, tmp#9.lpi#4' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp, STAGE_LOOP-1:COMP_LOOP:mul.itm, STAGE_LOOP-2:COMP_LOOP:acc#6.psp, STAGE_LOOP-2:COMP_LOOP:mul.itm, STAGE_LOOP-3:COMP_LOOP:acc#6.psp, STAGE_LOOP-3:COMP_LOOP:mul.itm, STAGE_LOOP-4:COMP_LOOP:acc#6.psp, STAGE_LOOP-4:COMP_LOOP:mul.itm, STAGE_LOOP-5:COMP_LOOP:acc#6.psp, STAGE_LOOP-5:COMP_LOOP:mul.itm, modulo:mux#1.itm, modulo:mux#2.itm, modulo:mux#3.itm, modulo:mux#4.itm, modulo:mux.itm, tmp#4.sva#6, tmp#6.sva#6, tmp#8.sva#6' (17 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, STAGE_LOOP-5:COMP_LOOP:acc#8.itm, tmp#4.sva#7, tmp#6.sva#7, tmp#8.sva#7' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(10:0)#1.sva(9:0)' for variables 'COMP_LOOP:k(10:0)#1.sva(9:0), STAGE_LOOP-2:lshift.psp.sva, COMP_LOOP:k(6:0).sva(5:0), COMP_LOOP:k(8:0).sva(7:0), STAGE_LOOP-4:lshift.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP:lshift.psp#1.sva' for variables 'STAGE_LOOP:lshift.psp#1.sva, COMP_LOOP:k(7:0).sva(6:0), STAGE_LOOP-5:lshift.psp#1.sva, COMP_LOOP:k(9:0).sva(8:0), STAGE_LOOP-3:lshift.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP:i(3:0)#2.sva' for variables 'STAGE_LOOP:i(3:0)#2.sva, STAGE_LOOP:i(3:0)#3.sva, STAGE_LOOP-3:acc#1.psp.sva, STAGE_LOOP-4:acc#1.psp.sva, STAGE_LOOP:i(3:2).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 20.45 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 5625, Real ops = 2185, Vars = 497 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 10.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 5760, Real ops = 2243, Vars = 5224 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v12' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v12/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v12/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v12/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v12/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v12': elapsed time 24.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 5635, Real ops = 2187, Vars = 520 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -UNROLL 6
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v13' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v13/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/UNROLL 6
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): N_UNROLL parameter 6 not an exact divisor of 10, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is being partially unrolled 6 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 513 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 257 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' iterated at most 129 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 1.72 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 316, Real ops = 118, Vars = 88 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 3.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 850, Real ops = 118, Vars = 126 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 0.17 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 850, Real ops = 118, Vars = 126 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '398' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 2.39 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1944, Real ops = 398, Vars = 289 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 224164 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 230056, Area (Datapath, Register, Total) = 25832.24, 0.00, 25832.24 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 318496, Area (Datapath, Register, Total) = 16249.12, 0.00, 16249.12 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 2.93 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1944, Real ops = 398, Vars = 289 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 23.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 34.85 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 28483, Real ops = 348, Vars = 569 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#121.itm, COMP_LOOP:COMP_LOOP:and#149.itm, COMP_LOOP:COMP_LOOP:and#37.itm, COMP_LOOP:COMP_LOOP:and#65.itm, COMP_LOOP:COMP_LOOP:and#93.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#116.itm' for variables 'COMP_LOOP:COMP_LOOP:and#116.itm, COMP_LOOP:COMP_LOOP:and#142.itm, COMP_LOOP:COMP_LOOP:and#2.itm, COMP_LOOP:COMP_LOOP:and#30.itm, COMP_LOOP:COMP_LOOP:and#58.itm, COMP_LOOP:COMP_LOOP:and#86.itm, COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#5.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#117.itm' for variables 'COMP_LOOP:COMP_LOOP:and#117.itm, COMP_LOOP:COMP_LOOP:and#144.itm, COMP_LOOP:COMP_LOOP:and#32.itm, COMP_LOOP:COMP_LOOP:and#4.itm, COMP_LOOP:COMP_LOOP:and#60.itm, COMP_LOOP:COMP_LOOP:and#88.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#118.itm' for variables 'COMP_LOOP:COMP_LOOP:and#118.itm, COMP_LOOP:COMP_LOOP:and#145.itm, COMP_LOOP:COMP_LOOP:and#33.itm, COMP_LOOP:COMP_LOOP:and#5.itm, COMP_LOOP:COMP_LOOP:and#61.itm, COMP_LOOP:COMP_LOOP:and#89.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#12.itm' for variables 'COMP_LOOP:COMP_LOOP:and#12.itm, COMP_LOOP:COMP_LOOP:and#39.itm, COMP_LOOP:COMP_LOOP:and#67.itm, COMP_LOOP:COMP_LOOP:nor#13.itm, COMP_LOOP:COMP_LOOP:nor#17.itm, COMP_LOOP:COMP_LOOP:nor#21.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#13.itm' for variables 'COMP_LOOP:COMP_LOOP:and#13.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:nor#9.itm, COMP_LOOP:or#2.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#146.itm' for variables 'COMP_LOOP:COMP_LOOP:and#146.itm, COMP_LOOP:COMP_LOOP:and#34.itm, COMP_LOOP:COMP_LOOP:and#6.itm, COMP_LOOP:COMP_LOOP:and#62.itm, COMP_LOOP:COMP_LOOP:and#90.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#41.itm' for variables 'COMP_LOOP:COMP_LOOP:and#41.itm, COMP_LOOP:COMP_LOOP:and#9.itm, COMP_LOOP:or.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#12.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#12.itm, COMP_LOOP:COMP_LOOP:nor#4.itm, COMP_LOOP:COMP_LOOP:nor#8.itm, COMP_LOOP:COMP_LOOP:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#16.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#23.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#18.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#25.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#4.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#19.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#26.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#5.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#27.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#6.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#9.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#3.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'exit:STAGE_LOOP-1:COMP_LOOP.sva' for variables 'exit:STAGE_LOOP-1:COMP_LOOP.sva, exit:STAGE_LOOP-2:COMP_LOOP.sva, exit:STAGE_LOOP-3:COMP_LOOP.sva, exit:STAGE_LOOP-4:COMP_LOOP.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1)#3.sva, COMP_LOOP:acc#10.cse(10:1)#4.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#1.cse#1.sva' for variables 'COMP_LOOP:acc#1.cse#1.sva, COMP_LOOP:acc#1.cse#2.sva, COMP_LOOP:acc#1.cse#3.sva, COMP_LOOP:acc#1.cse#4.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(10:0)#1.sva(9:0)' for variables 'VEC_LOOP:j(10:0)#1.sva(9:0), VEC_LOOP:j(10:0)#2.sva(9:0), VEC_LOOP:j(10:0)#3.sva(9:0), VEC_LOOP:j(10:0)#4.sva(9:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva' for variables 'STAGE_LOOP-1:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-3:COMP_LOOP:tmp:mul.idiv.sva, STAGE_LOOP-4:COMP_LOOP:tmp:mul.idiv.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'tmp#4.sva#6' for variables 'tmp#4.sva#6, tmp#6.sva#6, tmp#10.sva#6, tmp#8.sva#6' (3 registers deleted). (FSM-3)
# Creating shared register 'tmp#4.sva#7' for variables 'tmp#4.sva#7, tmp#6.sva#7, tmp#10.sva#7, tmp#8.sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:mux1h#1.itm' for variables 'COMP_LOOP:tmp:mux1h#1.itm, COMP_LOOP:tmp:mux1h#2.itm, COMP_LOOP:tmp:mux1h#3.itm, COMP_LOOP:tmp:mux1h#4.itm, COMP_LOOP:tmp:mux1h#5.itm, COMP_LOOP:tmp:mux1h.itm' (5 registers deleted). (FSM-3)
# Creating shared register 'tmp#5.lpi#2' for variables 'tmp#5.lpi#2, tmp#5.lpi#3, tmp#5.lpi#4' (2 registers deleted). (FSM-3)
# Creating shared register 'tmp#7.lpi#2' for variables 'tmp#7.lpi#2, tmp#7.lpi#3, tmp#7.lpi#4' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#6.psp, STAGE_LOOP-1:COMP_LOOP:mul.itm, STAGE_LOOP-2:COMP_LOOP:acc#6.psp, STAGE_LOOP-2:COMP_LOOP:mul.itm, STAGE_LOOP-3:COMP_LOOP:acc#6.psp, STAGE_LOOP-3:COMP_LOOP:mul.itm, STAGE_LOOP-4:COMP_LOOP:acc#6.psp, STAGE_LOOP-4:COMP_LOOP:mul.itm, STAGE_LOOP-5:COMP_LOOP:acc#6.psp, STAGE_LOOP-5:COMP_LOOP:mul.itm, STAGE_LOOP-6:COMP_LOOP:acc#6.psp, STAGE_LOOP-6:COMP_LOOP:mul.itm, modulo#1:_qr#1.lpi#4.dfm, modulo#1:_qr#2.lpi#4.dfm, modulo#1:_qr#3.lpi#4.dfm, modulo#1:_qr#4.lpi#4.dfm, modulo#1:_qr#5.lpi#4.dfm, modulo#1:_qr.lpi#4.dfm, modulo:mux#1.itm, modulo:mux#2.itm, modulo:mux#3.itm, modulo:mux#4.itm, modulo:mux#5.itm, modulo:mux.itm, tmp#1.lpi#4.dfm, tmp#11.lpi#4.dfm, tmp#3.lpi#4.dfm, tmp#9.lpi#4.dfm' (27 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, STAGE_LOOP-5:COMP_LOOP:acc#8.itm, STAGE_LOOP-6:COMP_LOOP:acc#8.itm, tmp#10.sva#5, tmp#6.sva#5, tmp#8.sva#5' (8 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP:lshift.psp#1.sva' for variables 'STAGE_LOOP:lshift.psp#1.sva, COMP_LOOP:k(7:0).sva(6:0), COMP_LOOP:k(9:0).sva(8:0), STAGE_LOOP-3:lshift.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(10:0)#1.sva(9:0)' for variables 'COMP_LOOP:k(10:0)#1.sva(9:0), STAGE_LOOP-2:lshift.psp.sva, COMP_LOOP:k(8:0).sva(7:0), STAGE_LOOP-4:lshift.psp.sva, COMP_LOOP:k(4:0).sva#1, COMP_LOOP:k(5:0).sva(4:0)' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 22.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 5971, Real ops = 2373, Vars = 541 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 10.06 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 6031, Real ops = 2361, Vars = 5447 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v13' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v13/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v13/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v13/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v13/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v13': elapsed time 23.85 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 5950, Real ops = 2352, Vars = 574 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -UNROLL yes
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v14' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v14/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/UNROLL yes
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is being fully unrolled (10 times). (LOOP-7)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:VEC_LOOP' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' iterated at most 128 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:VEC_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:VEC_LOOP' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:COMP_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:VEC_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:VEC_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-7:COMP_LOOP' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-7:VEC_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-8:COMP_LOOP' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-8:VEC_LOOP' iterated at most 128 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-9:COMP_LOOP' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-9:VEC_LOOP' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-10:COMP_LOOP' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-10:VEC_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 2.66 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 390, Real ops = 127, Vars = 121 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:switch#1' at $PROJECT_HOME/src/ntt.cpp(52) to 'COMP_LOOP:switch' at $PROJECT_HOME/src/ntt.cpp(51). (OPT-16)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 5.56 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1121, Real ops = 127, Vars = 158 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 0.22 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1121, Real ops = 127, Vars = 158 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '477' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 3.23 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2806, Real ops = 477, Vars = 359 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-9:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-8:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-7:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-10:VEC_LOOP' (38 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-9:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-8:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-7:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-6:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-5:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-4:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-3:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 194560 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 199164, Area (Datapath, Register, Total) = 24387.96, 0.00, 24387.96 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 275964, Area (Datapath, Register, Total) = 16028.71, 0.00, 16028.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 2.96 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2806, Real ops = 477, Vars = 359 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 24.15 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 35.57 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 38434, Real ops = 284, Vars = 537 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#100.itm' for variables 'COMP_LOOP:COMP_LOOP:and#100.itm, COMP_LOOP:COMP_LOOP:and#124.itm, COMP_LOOP:COMP_LOOP:and#152.itm, COMP_LOOP:COMP_LOOP:and#180.itm, COMP_LOOP:COMP_LOOP:and#208.itm, COMP_LOOP:COMP_LOOP:and#40.itm, COMP_LOOP:COMP_LOOP:and#70.itm, COMP_LOOP:COMP_LOOP:and#103.itm, COMP_LOOP:COMP_LOOP:and#131.itm, COMP_LOOP:COMP_LOOP:and#159.itm, COMP_LOOP:COMP_LOOP:and#187.itm, COMP_LOOP:COMP_LOOP:and#215.itm, COMP_LOOP:COMP_LOOP:and#23.itm, COMP_LOOP:COMP_LOOP:and#47.itm, COMP_LOOP:COMP_LOOP:and#75.itm' (14 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#126.itm' for variables 'COMP_LOOP:COMP_LOOP:and#126.itm, COMP_LOOP:COMP_LOOP:and#154.itm, COMP_LOOP:COMP_LOOP:and#182.itm, COMP_LOOP:COMP_LOOP:and#210.itm, COMP_LOOP:COMP_LOOP:and#42.itm, COMP_LOOP:COMP_LOOP:and#71.itm, COMP_LOOP:COMP_LOOP:and#96.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#127.itm' for variables 'COMP_LOOP:COMP_LOOP:and#127.itm, COMP_LOOP:COMP_LOOP:and#155.itm, COMP_LOOP:COMP_LOOP:and#183.itm, COMP_LOOP:COMP_LOOP:and#211.itm, COMP_LOOP:COMP_LOOP:and#43.itm, COMP_LOOP:COMP_LOOP:and#72.itm, COMP_LOOP:COMP_LOOP:and#98.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#128.itm' for variables 'COMP_LOOP:COMP_LOOP:and#128.itm, COMP_LOOP:COMP_LOOP:and#156.itm, COMP_LOOP:COMP_LOOP:and#184.itm, COMP_LOOP:COMP_LOOP:and#212.itm, COMP_LOOP:COMP_LOOP:and#99.itm, COMP_LOOP:COMP_LOOP:nor#11.itm, COMP_LOOP:COMP_LOOP:nor#15.itm, COMP_LOOP:COMP_LOOP:nor#19.itm, COMP_LOOP:COMP_LOOP:nor#23.itm, COMP_LOOP:COMP_LOOP:nor#27.itm, COMP_LOOP:COMP_LOOP:nor#31.itm, COMP_LOOP:COMP_LOOP:nor#35.itm' (11 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:nor#26.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#26.itm, COMP_LOOP:COMP_LOOP:nor#30.itm, COMP_LOOP:COMP_LOOP:nor#34.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(2:0).sva(1:0)' for variables 'COMP_LOOP:k(2:0).sva(1:0), VEC_LOOP:j(10:8).sva(1:0), COMP_LOOP:acc#18.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(3:0).sva#1' for variables 'COMP_LOOP:k(3:0).sva#1, COMP_LOOP:k(4:0).sva(3:0), VEC_LOOP:j(10:6).sva(3:0), COMP_LOOP:acc#19.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(5:0).sva#1' for variables 'COMP_LOOP:k(5:0).sva#1, COMP_LOOP:k(6:0).sva(5:0), VEC_LOOP:j(10:4).sva(5:0), COMP_LOOP:acc#21.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(6:0).sva#1' for variables 'COMP_LOOP:k(6:0).sva#1, COMP_LOOP:k(7:0).sva(6:0), VEC_LOOP:j(10:3).sva(6:0), COMP_LOOP:acc#22.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(7:0).sva#1' for variables 'COMP_LOOP:k(7:0).sva#1, COMP_LOOP:k(8:0).sva(7:0), VEC_LOOP:j(10:2).sva(7:0), COMP_LOOP:acc#23.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(2:0).sva#1' for variables 'COMP_LOOP:k(2:0).sva#1, COMP_LOOP:k(3:0).sva(2:0), VEC_LOOP:j(10:7).sva(2:0), COMP_LOOP:acc.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(8:0).sva#1' for variables 'COMP_LOOP:k(8:0).sva#1, COMP_LOOP:k(9:0).sva(8:0), VEC_LOOP:j(9:1).sva, STAGE_LOOP-9:COMP_LOOP:slc(COMP_LOOP:acc#10)(10-1).psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:asn#78.itm' for variables 'COMP_LOOP:tmp:asn#78.itm, COMP_LOOP:tmp:mux1h#1.itm, COMP_LOOP:tmp:mux.itm, COMP_LOOP:tmp:mux1h#2.itm, COMP_LOOP:tmp:mux1h#3.itm, COMP_LOOP:tmp:mux1h#4.itm, COMP_LOOP:tmp:mux1h#5.itm, COMP_LOOP:tmp:mux1h#6.itm, COMP_LOOP:tmp:mux1h#7.itm, COMP_LOOP:tmp:mux1h.itm' (9 registers deleted). (FSM-3)
# Creating shared register 'tmp#2.sva' for variables 'tmp#2.sva, tmp#4.sva, tmp#10.sva#5, tmp#12.sva#5, tmp#8.sva#5, tmp#14.sva#5, tmp#16.sva#5, tmp#18.sva#5, tmp#6.sva#5' (8 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-10:COMP_LOOP:acc#6.psp' for variables 'STAGE_LOOP-10:COMP_LOOP:acc#6.psp, STAGE_LOOP-10:COMP_LOOP:mul.itm, STAGE_LOOP-1:COMP_LOOP:acc#6.psp, STAGE_LOOP-1:COMP_LOOP:mul.itm, STAGE_LOOP-2:COMP_LOOP:acc#6.psp, STAGE_LOOP-2:COMP_LOOP:mul.itm, STAGE_LOOP-3:COMP_LOOP:acc#6.psp, STAGE_LOOP-3:COMP_LOOP:mul.itm, STAGE_LOOP-4:COMP_LOOP:acc#6.psp, STAGE_LOOP-4:COMP_LOOP:mul.itm, STAGE_LOOP-5:COMP_LOOP:acc#6.psp, STAGE_LOOP-5:COMP_LOOP:mul.itm, STAGE_LOOP-6:COMP_LOOP:acc#6.psp, STAGE_LOOP-6:COMP_LOOP:mul.itm, STAGE_LOOP-7:COMP_LOOP:acc#6.psp, STAGE_LOOP-7:COMP_LOOP:mul.itm, STAGE_LOOP-8:COMP_LOOP:acc#6.psp, STAGE_LOOP-8:COMP_LOOP:mul.itm, STAGE_LOOP-9:COMP_LOOP:acc#6.psp, STAGE_LOOP-9:COMP_LOOP:mul.itm, tmp#10.sva#6, tmp#2.sva#1, tmp#12.sva#6, tmp#8.sva#6, tmp#14.sva#6, tmp#16.sva#6, tmp#18.sva#6, tmp#6.sva#6' (27 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-10:COMP_LOOP:acc#8.itm' for variables 'STAGE_LOOP-10:COMP_LOOP:acc#8.itm, STAGE_LOOP-1:COMP_LOOP:acc#8.itm, STAGE_LOOP-2:COMP_LOOP:acc#8.itm, STAGE_LOOP-3:COMP_LOOP:acc#8.itm, STAGE_LOOP-4:COMP_LOOP:acc#8.itm, STAGE_LOOP-5:COMP_LOOP:acc#8.itm, STAGE_LOOP-6:COMP_LOOP:acc#8.itm, STAGE_LOOP-7:COMP_LOOP:acc#8.itm, STAGE_LOOP-8:COMP_LOOP:acc#8.itm, STAGE_LOOP-9:COMP_LOOP:acc#8.itm, tmp#11.lpi#3.dfm, tmp#13.lpi#3.dfm, tmp#15.lpi#3.dfm, tmp#17.lpi#3.dfm, tmp#19.lpi#2.dfm, tmp#3.lpi#3.dfm, tmp#5.lpi#3.dfm, tmp#7.lpi#3.dfm, tmp#9.lpi#3.dfm' (18 registers deleted). (FSM-3)
# Creating shared register 'modulo#1:_qr#1.lpi#2.dfm' for variables 'modulo#1:_qr#1.lpi#2.dfm, modulo#1:_qr#2.lpi#3.dfm, modulo#1:_qr#3.lpi#3.dfm, modulo#1:_qr#4.lpi#3.dfm, modulo#1:_qr#5.lpi#3.dfm, modulo#1:_qr#6.lpi#3.dfm, modulo#1:_qr#7.lpi#3.dfm, modulo#1:_qr#8.lpi#3.dfm, modulo#1:_qr#9.lpi#3.dfm, modulo#1:_qr.lpi#2.dfm, modulo#2:_qr#1.lpi#2.dfm, modulo:mux#1.itm, modulo:mux#2.itm, modulo:mux#3.itm, modulo:mux#4.itm, modulo:mux#5.itm, modulo:mux#6.itm, modulo:mux#7.itm, modulo:mux#8.itm, modulo:mux#9.itm, modulo:mux.itm, tmp#12.sva#7, tmp#6.sva#7, tmp#2.sva#3, tmp#4.sva#3, tmp#10.sva#7, tmp#8.sva#7, tmp#14.sva#7, tmp#16.sva#7, tmp#18.sva#7' (29 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:k(8:0).sva#1' for variables 'COMP_LOOP:k(8:0).sva#1, COMP_LOOP:k(9:0).sva(8:0), VEC_LOOP:j(9:1).sva, STAGE_LOOP-9:COMP_LOOP:slc(COMP_LOOP:acc#10)(10-1).psp.sva, COMP_LOOP:k(6:0).sva#1, COMP_LOOP:k(7:0).sva(6:0), VEC_LOOP:j(10:3).sva(6:0), COMP_LOOP:acc#22.psp.sva, COMP_LOOP:k(4:0).sva#1, COMP_LOOP:k(5:0).sva(4:0)' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 24.69 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 33.92 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 9320, Real ops = 3484, Vars = 674 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 16.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 9535, Real ops = 3504, Vars = 8794 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v14' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v14/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v14/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 24.16 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v14/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v14/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v14': elapsed time 36.63 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 9533, Real ops = 3522, Vars = 671 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -UNROLL 2
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v15' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v15/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/UNROLL 2
directive set /inPlaceNTT_DIF_precomp/core/STAGE_LOOP -ITERATIONS 3
# /inPlaceNTT_DIF_precomp/core/STAGE_LOOP/ITERATIONS 3
directive set /inPlaceNTT_DIF_precomp/core/COMP_LOOP -UNROLL 8
# /inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 8
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(48): N_UNROLL parameter 8 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(47): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(44): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(48): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' iterated at most 65 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(41): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 3.45 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 741, Real ops = 281, Vars = 185 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/vec:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(1)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(2)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(3)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(4)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(5)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(6)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc(7)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(41): Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' split into 8 x 1 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(1)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(2)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(3)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(4)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(5)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(6)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(41): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc(7)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 128 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 4.45 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 2337, Real ops = 281, Vars = 245 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 0.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 2337, Real ops = 281, Vars = 245 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '1065' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 10.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 4947, Real ops = 1065, Vars = 651 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:COMP_LOOP' (297 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(48): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:COMP_LOOP' (297 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-2:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(47): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP-1:VEC_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(44): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(41): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 288117 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 177522, Area (Datapath, Register, Total) = 37463.65, 0.00, 37463.65 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(41): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-12)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 24.11 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 48.13 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 72.23 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 102.23 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 126.32 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 150.49 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 174.48 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 198.71 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 226.52 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 256.53 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 280.54 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 304.75 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 328.77 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 352.88 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 381.07 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 411.09 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 435.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 459.23 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP': Latency = 253182, Area (Datapath, Register, Total) = 24835.31, 0.00, 24835.31 (CRAAS-18)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 480.70 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 4947, Real ops = 1065, Vars = 651 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(1)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(1)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(2)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(2)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(3)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(3)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(4)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(4)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(5)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(5)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(6)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(6)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc(7)(0).adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(1)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(1)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(2)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(2)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(3)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(3)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(4)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(4)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(5)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(5)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(6)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(6)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(7)(0).adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc(7)(0)i' (LIB-3)
# Global signal 'vec:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(7)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(7)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(6)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(6)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(5)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(5)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(4)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(4)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(3)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(3)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(2)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(2)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(1)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 24.24 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 54.25 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 78.38 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Warning: $PROJECT_HOME/src/ntt.cpp(41): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 102.51 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 126.01 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 128.20 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 74108, Real ops = 985, Vars = 1157 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP-2:tmp:lshift.ncse.sva' for variables 'COMP_LOOP-2:tmp:lshift.ncse.sva, STAGE_LOOP-1:COMP_LOOP-2:tmp:mul.idiv.sva, STAGE_LOOP-1:COMP_LOOP-4:tmp:mul.idiv.sva, STAGE_LOOP-1:COMP_LOOP-6:tmp:mul.idiv.sva, STAGE_LOOP-1:COMP_LOOP-8:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP-8:tmp:mul.idiv.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-2:COMP_LOOP-2:tmp:mul.idiv.sva' for variables 'STAGE_LOOP-2:COMP_LOOP-2:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP-4:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP-6:tmp:mul.idiv.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:tmp:lshift.ncse.sva' for variables 'COMP_LOOP-3:tmp:lshift.ncse.sva, STAGE_LOOP-1:COMP_LOOP-2:tmp:lshift.psp.sva, STAGE_LOOP-2:COMP_LOOP-7:tmp:mul.idiv.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-3:tmp:mul.idiv.sva' for variables 'STAGE_LOOP-1:COMP_LOOP-3:tmp:mul.idiv.sva, STAGE_LOOP-1:COMP_LOOP-7:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP-3:tmp:mul.idiv.sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 24.55 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#11.itm' for variables 'COMP_LOOP:COMP_LOOP:and#11.itm, COMP_LOOP:COMP_LOOP:and#233.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#96.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#114.itm' for variables 'COMP_LOOP:COMP_LOOP:and#114.itm, COMP_LOOP:COMP_LOOP:and#226.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#97.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#116.itm' for variables 'COMP_LOOP:COMP_LOOP:and#116.itm, COMP_LOOP:COMP_LOOP:and#228.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#12.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#14.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:COMP_LOOP:and#117.itm' for variables 'COMP_LOOP:COMP_LOOP:and#117.itm, COMP_LOOP:COMP_LOOP:and#229.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#13.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#100.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#100.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#11.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#23.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#37.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#51.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#58.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#65.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#79.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#102.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#102.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#25.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#39.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#53.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#60.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#67.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#81.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#103.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#103.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#13.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#26.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#40.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#54.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#61.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#68.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#82.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#104.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#104.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#16.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#30.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#44.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#62.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#69.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#83.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#107.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#107.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#18.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#32.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#4.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#46.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#72.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#86.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#109.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#109.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#19.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#33.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#47.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#5.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#74.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#88.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#110.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#110.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#20.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#34.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#48.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#6.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#75.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#89.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#111.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#111.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#27.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#41.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#55.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#76.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#9.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#90.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#93.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#93.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#10.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#15.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#3.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#5.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#7.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#95.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#95.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#11.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#4.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#6.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#8.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#9.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-5:tmp:lshift.itm' for variables 'STAGE_LOOP-1:COMP_LOOP-5:tmp:lshift.itm, STAGE_LOOP-2:COMP_LOOP-5:tmp:lshift.itm, STAGE_LOOP-1:COMP_LOOP-5:tmp:mul.idiv.sva, STAGE_LOOP-2:COMP_LOOP-5:tmp:mul.idiv.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:tmp:mux1h#1.itm' for variables 'COMP_LOOP:tmp:mux1h#1.itm, COMP_LOOP:tmp:mux1h#10.itm, tmp#1.lpi#4.dfm, tmp#17.lpi#4.dfm' (3 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-1:acc#6.psp' for variables 'STAGE_LOOP-1:COMP_LOOP-1:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-1:mul.itm, STAGE_LOOP-1:COMP_LOOP-2:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-2:mul.itm, STAGE_LOOP-1:COMP_LOOP-3:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-3:mul.psp, STAGE_LOOP-1:COMP_LOOP-4:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-4:mul.psp, STAGE_LOOP-1:COMP_LOOP-5:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-5:mul.psp, STAGE_LOOP-1:COMP_LOOP-6:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-6:mul.psp, STAGE_LOOP-1:COMP_LOOP-7:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-7:mul.psp, STAGE_LOOP-1:COMP_LOOP-8:acc#6.psp, STAGE_LOOP-1:COMP_LOOP-8:mul.psp, STAGE_LOOP-2:COMP_LOOP-1:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-1:mul.itm, STAGE_LOOP-2:COMP_LOOP-2:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-2:mul.itm, STAGE_LOOP-2:COMP_LOOP-3:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-3:mul.psp, STAGE_LOOP-2:COMP_LOOP-4:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-4:mul.psp, STAGE_LOOP-2:COMP_LOOP-5:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-5:mul.psp, STAGE_LOOP-2:COMP_LOOP-6:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-6:mul.psp, STAGE_LOOP-2:COMP_LOOP-7:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-7:mul.psp, STAGE_LOOP-2:COMP_LOOP-8:acc#6.psp, STAGE_LOOP-2:COMP_LOOP-8:mul.psp, modulo#1:_qr#1.lpi#4.dfm, modulo#1:_qr#10.lpi#4.dfm, modulo#1:_qr#11.lpi#4.dfm, modulo#1:_qr#12.lpi#4.dfm, modulo#1:_qr#13.lpi#4.dfm, modulo#1:_qr#14.lpi#4.dfm, modulo#1:_qr#15.lpi#4.dfm, modulo#1:_qr#2.lpi#4.dfm, modulo#1:_qr#3.lpi#4.dfm, modulo#1:_qr#4.lpi#4.dfm, modulo#1:_qr#5.lpi#4.dfm, modulo#1:_qr#6.lpi#4.dfm, modulo#1:_qr#7.lpi#4.dfm, modulo#1:_qr#8.lpi#4.dfm, modulo#1:_qr#9.lpi#4.dfm, modulo#1:_qr.lpi#4.dfm, modulo#2:_qr#10.lpi#4.dfm, modulo#2:_qr#11.lpi#4.dfm, modulo#2:_qr#12.lpi#4.dfm, modulo#2:_qr#13.lpi#4.dfm, modulo#2:_qr#14.lpi#4.dfm, modulo#2:_qr#15.lpi#4.dfm, modulo#2:_qr#2.lpi#4.dfm, modulo#2:_qr#3.lpi#4.dfm, modulo#2:_qr#4.lpi#4.dfm, modulo#2:_qr#5.lpi#4.dfm, modulo#2:_qr#6.lpi#4.dfm, modulo#2:_qr#7.lpi#4.dfm, modulo#2:_qr#8.lpi#4.dfm, modulo#2:_qr.lpi#4.dfm, modulo:mux#1.itm, modulo:mux#10.itm, modulo:mux#11.itm, modulo:mux#12.itm, modulo:mux#13.itm, modulo:mux#14.itm, modulo:mux#15.itm, modulo:mux#2.itm, modulo:mux#3.itm, modulo:mux#4.itm, modulo:mux#5.itm, modulo:mux#6.itm, modulo:mux#7.itm, modulo:mux#8.itm, modulo:mux#9.itm, modulo:mux.itm, tmp#10.lpi#4.dfm, tmp#12.lpi#4.dfm, tmp#14.lpi#4.dfm, tmp#18.lpi#4.dfm, tmp#2.lpi#4.dfm, tmp#20.lpi#4.dfm, tmp#22.lpi#4.dfm, tmp#24.lpi#4.dfm, tmp#26.lpi#4.dfm, tmp#28.lpi#4.dfm, tmp#30.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp#6.lpi#4.dfm, tmp#8.lpi#4.dfm' (91 registers deleted). (FSM-3)
# Creating shared register 'STAGE_LOOP-1:COMP_LOOP-1:acc#8.itm' for variables 'STAGE_LOOP-1:COMP_LOOP-1:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-2:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-3:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-4:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-5:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-6:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-7:acc#8.itm, STAGE_LOOP-1:COMP_LOOP-8:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-1:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-2:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-3:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-4:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-5:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-6:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-7:acc#8.itm, STAGE_LOOP-2:COMP_LOOP-8:acc#8.itm' (15 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 49.85 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 79.87 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 88.63 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 20254, Real ops = 8709, Vars = 1292 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# Info: Running transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 24.04 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 32.03 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 15100, Real ops = 6109, Vars = 13915 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v15' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v15/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v15/concat_sim_rtl.vhdl
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 24.19 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v15/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult_DIF_precomp/inPlaceNTT_DIF_precomp.v15/concat_sim_rtl.v
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 51.91 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-15)
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v15': elapsed time 70.53 seconds, memory usage 7606248kB, peak memory usage 7606248kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 14920, Real ops = 6064, Vars = 1131 (SOL-21)
