#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 26 15:32:33 2018
# Process ID: 26899
# Current directory: /afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.runs/impl_1
# Command line: vivado -log labkit.vdi -applog -messageDb vivado.pb -mode batch -source labkit.tcl -notrace
# Log file: /afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.runs/impl_1/labkit.vdi
# Journal file: /afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clkdivider'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/one_image_48_48/one_image_48_48.dcp' for cell 'dg1/rom_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/two_image_48_48/two_image_48_48.dcp' for cell 'dg1/rom_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/three_image_48_48/three_image_48_48.dcp' for cell 'dg1/rom_3'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/four_image_48_48/four_image_48_48.dcp' for cell 'dg1/rom_4'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/five_image_48_48/five_image_48_48.dcp' for cell 'dg1/rom_5'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/six_image_48_48/six_image_48_48.dcp' for cell 'dg1/rom_6'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/seven_image_48_48/seven_image_48_48.dcp' for cell 'dg1/rom_7'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/eight_image_48_48/eight_image_48_48.dcp' for cell 'dg1/rom_8'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/nine_image_48_48/nine_image_48_48.dcp' for cell 'dg1/rom_9'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkdivider/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkdivider/inst'
Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkdivider/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.582 ; gain = 421.461 ; free physical = 610 ; free virtual = 9251
Finished Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkdivider/inst'
Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/constrs_1/imports/baseline_test/Nexys4DDR_Master_lab5c.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/constrs_1/imports/baseline_test/Nexys4DDR_Master_lab5c.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/one_image_48_48/one_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/two_image_48_48/two_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/three_image_48_48/three_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/four_image_48_48/four_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/five_image_48_48/five_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/six_image_48_48/six_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/seven_image_48_48/seven_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/eight_image_48_48/eight_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/nine_image_48_48/nine_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.582 ; gain = 760.816 ; free physical = 612 ; free virtual = 9247
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1804.613 ; gain = 64.031 ; free physical = 610 ; free virtual = 9245
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: c923e3d9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 29a3919a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1804.613 ; gain = 0.000 ; free physical = 609 ; free virtual = 9244

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 29a3919a

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1804.613 ; gain = 0.000 ; free physical = 609 ; free virtual = 9244

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 463 unconnected nets.
INFO: [Opt 31-11] Eliminated 18 unconnected cells.
Phase 3 Sweep | Checksum: 1140f75fe

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1804.613 ; gain = 0.000 ; free physical = 609 ; free virtual = 9244

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.613 ; gain = 0.000 ; free physical = 609 ; free virtual = 9244
Ending Logic Optimization Task | Checksum: 1140f75fe

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1804.613 ; gain = 0.000 ; free physical = 609 ; free virtual = 9244

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: a6d16dd1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 510 ; free virtual = 9145
Ending Power Optimization Task | Checksum: a6d16dd1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.777 ; gain = 249.164 ; free physical = 510 ; free virtual = 9145
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 508 ; free virtual = 9145
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.runs/impl_1/labkit_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 506 ; free virtual = 9142
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 506 ; free virtual = 9142

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 07e97fab

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 506 ; free virtual = 9142

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 07e97fab

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 506 ; free virtual = 9142

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 ClockRegionPlacementChecker

Phase 1.1.1.5 DSPChecker
Phase 1.1.1.5 DSPChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.7 V7IOVoltageChecker

Phase 1.1.1.6 IOLockPlacementChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.9 DisallowedInsts
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.10 CheckerForUnsupportedConstraints
Phase 1.1.1.9 DisallowedInsts | Checksum: 07e97fab

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.11 Laguna PBlock Checker
Phase 1.1.1.6 IOLockPlacementChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.12 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.10 CheckerForUnsupportedConstraints | Checksum: 07e97fab

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.13 ShapesExcludeCompatibilityChecker
Phase 1.1.1.11 Laguna PBlock Checker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.12 CheckerForMandatoryPrePlacedCells | Checksum: 07e97fab

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.15 CascadeElementConstraintsChecker
Phase 1.1.1.13 ShapesExcludeCompatibilityChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.16 IOStdCompatabilityChecker
Phase 1.1.1.15 CascadeElementConstraintsChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.17 HdioRelatedChecker
Phase 1.1.1.16 IOStdCompatabilityChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.1.1.17 HdioRelatedChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 07e97fab

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 07e97fab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 07e97fab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 07e97fab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 03c10df8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 03c10df8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd16ce72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1b76a6fbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1b76a6fbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.2.1 Place Init Design | Checksum: 1650acf62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1.2 Build Placer Netlist Model | Checksum: 1650acf62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1650acf62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141
Phase 1 Placer Initialization | Checksum: 1650acf62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 505 ; free virtual = 9141

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2b21fd277

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 501 ; free virtual = 9133

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b21fd277

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 501 ; free virtual = 9133

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ed64bbfa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 500 ; free virtual = 9132

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1af62eacc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 500 ; free virtual = 9132

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1af62eacc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 500 ; free virtual = 9132

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20bc5de8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 500 ; free virtual = 9132

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 20bc5de8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 500 ; free virtual = 9132

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2ab75ee42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 496 ; free virtual = 9128

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d0ec53ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 496 ; free virtual = 9128

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d0ec53ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 496 ; free virtual = 9128

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d0ec53ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9128
Phase 3 Detail Placement | Checksum: 1d0ec53ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9128

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1d363c0ef

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.831. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: e3ed0d54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127
Phase 4.1 Post Commit Optimization | Checksum: e3ed0d54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: e3ed0d54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: e3ed0d54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: e3ed0d54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: e3ed0d54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: a7fb05f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a7fb05f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127
Ending Placer Task | Checksum: 3a5e113b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 495 ; free virtual = 9127
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 491 ; free virtual = 9129
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 493 ; free virtual = 9127
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 492 ; free virtual = 9126
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 493 ; free virtual = 9126
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[9], SW[8]); LVCMOS33 (SW[15], SW[14], SW[13], SW[12], SW[11], SW[10], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 237d960a ConstDB: 0 ShapeSum: 16e07b31 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1413a368f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 433 ; free virtual = 9064

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1413a368f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 433 ; free virtual = 9064

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1413a368f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 411 ; free virtual = 9043

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1413a368f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 411 ; free virtual = 9043
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17c85db81

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 393 ; free virtual = 9025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.196 | TNS=0.000  | WHS=-0.219 | THS=-4.653 |

Phase 2 Router Initialization | Checksum: 190b07827

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 393 ; free virtual = 9025

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1139711b1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2371a7fa3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.642 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 250e249d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
Phase 4 Rip-up And Reroute | Checksum: 250e249d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ecc472e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.642 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ecc472e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ecc472e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
Phase 5 Delay and Skew Optimization | Checksum: 1ecc472e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25de09192

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.642 | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25de09192

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
Phase 6 Post Hold Fix | Checksum: 25de09192

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.215694 %
  Global Horizontal Routing Utilization  = 0.246519 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ff18c2f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff18c2f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20ca0370f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.642 | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20ca0370f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 392 ; free virtual = 9024
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2053.777 ; gain = 0.000 ; free physical = 386 ; free virtual = 9024
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/m/a/magson/6111/6111work/Project/baseline_test/baseline_test/baseline_test.runs/impl_1/labkit_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 15:33:14 2018...
