`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:57 CST (May 26 2023 07:18:57 UTC)

module dut_entirecomputation_alt2_1(in1, in2, in3, out1);
  input in1, in2, in3;
  output [1:0] out1;
  wire in1, in2, in3;
  wire [1:0] out1;
  wire asc002_0_, asc002_1_, inc_add_26_2_1_n_1, n_0;
  NOR2X1 g17(.A (n_0), .B (in1), .Y (out1[1]));
  NOR2BX1 g18(.AN (asc002_0_), .B (in1), .Y (out1[0]));
  INVX1 g19(.A (asc002_1_), .Y (n_0));
  MXI2XL inc_add_26_2_1_g14(.A (inc_add_26_2_1_n_1), .B (in3), .S0
       (in2), .Y (asc002_0_));
  CLKINVX12 inc_add_26_2_1_g16(.A (in3), .Y (inc_add_26_2_1_n_1));
  NOR2BX1 inc_add_26_2_1_g2(.AN (in2), .B (inc_add_26_2_1_n_1), .Y
       (asc002_1_));
endmodule

